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Abstract 
 
 
The goal of this work is to develop the processes needed for the demonstration of 
a fully-depleted (FD) thin-body fin field effect transistor (FinFET). Recognized by the 
2003 International Technology Roadmap for Semiconductors as an emerging non-
classical CMOS technology, FinFETs exhibit high drive current, reduced short-channel 
effects, an extreme scalability to deep submicron regimes. The approach used in this 
study will build on previous FinFET research, along with new concepts and technologies. 
The critical aspects of this research are: (1) thin body creation using spacer etchmasks 
and oxidation/etchback schemes, (2) use of an oxynitride gate dielectric, (3) silicon 
crystal orientation effect evaluation, and (4) creation of fully-depleted FinFET devices of 
submicron gate length on Silicon-on-Insulator (SOI) substrates. The developed process 
yielded functional FinFETs of both thin body and wide body variety. Electrical tests were 
employed to describe device behaviour, including their subthreshold characteristics, 
standard operation, effects of gate misalignment on device performance, and impact of 
crystal orientation on device drive current. The process is shown to have potential for 
deep submicron regimes of fin width and gate length, and provides a good foundation for 
further research of FinFETs and similar technologies at RIT. 
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Chapter I 
INTRODUCTION 
 
It has become a historical fact that the inventions of the semiconductor transistor 
and the integrated circuit (IC) have become the driving forces behind the Information 
Age of the 20th and 21st centuries. The IC industry has extended its influence from 
military and computing purposes to the arenas of information exchange, entertainment, 
and nearly every facet of an increasingly electronic world. The unprecedented 
pervasiveness of the transistor in the world today has helped created a multi-billion 
industry that is continuously changing and advancing. 
With thousands of applications and great demand, success of the IC industry is 
dependent on achieving high-performance, low-cost devices through large-volume 
production. With the metal-oxide-semiconductor field effect transistor (MOSFET) as the 
unit component of most high-performance ICs, the focus is on developing transistors that 
are faster and smaller than their predecessors, while maintaining a high degree of 
reliability and low cost. These often-conflicting goals are the driving force behind 
transistor research in academia and industry.  
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With many groups working on near- and long-term solutions to the demands of 
the IC industry, one type of device has garnered to attention of some prominent 
researchers and industry heavyweights – the fin field effect transistor (FinFET). This type 
of device presents a solution that promises excellent performance and scalability, while 
carrying with it a great degree of risk in a manufacturing environment. The work 
presented focuses on the development of a FinFET process using some non-classical 
manufacturing methods, demonstrating a functional field-effect device [1]. 
 
1.1 Motivation 
Constant scaling of complimentary metal-oxide-semiconductor (CMOS) devices 
is the well-worn driver of advancement and growth in the microelectronic industry, with 
today’s advanced technology delivering high-performing devices at the 130nm and 90nm 
technology nodes. Further scaling efforts will be limited by challenges which are already 
an issue – tunneling carriers through ultrathin gate dielectrics, short-channel effects, 
degrading subthreshold performance, and eventual quantum-mechanical effects on device 
operation. While the most aggressive scaling efforts have already produced sub-60nm 
devices, the general consensus is that future devices may have to rely on novel and non-
classical technology. In particular, the International Technology Roadmap for 
Semiconductors (ITRS) has identified several types of devices that could augment or 
eventually replace classical CMOS devices. The Emerging Research Devices chapter of 
the 2003 ITRS [2] discusses several emerging technologies (Figure 1), including Ultra-
Thin Body (UTB) multiple gate field effect transistors. 
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While the ITRS outlines several different types of multiple-gate FETs, the 
research proposed here is concerned with devices commonly known as FinFETs, a 
variation on the DELTA device first proposed by Hisamoto et al. in 1989 [3]. The recent 
interest in this particular type of device can be seen in research from academia [4-6], as 
well as integrated circuit manufacturers such as IBM [7-9], Intel [10, 11], and AMD [12]. 
This interest can be explained by the promise of multiple-gate FETs to alleviate several 
problems [2] facing scaled classical CMOS while offering high performance. For 
example, FinFETs are expected to provide a higher drive current density (per transistor 
area) [6], a near-ideal subthreshold swing, and improved short-channel effects (SCE) [4, 
13, 14]. In fact, research FinFETs fabricated through different means [11, 15] already 
compare favourably to classical CMOS of similar dimensions [14] in terms of drive 
current, exhibiting high manufacturability. The momentum behind FinFETs and similar 
Figure 1.1 ITRS vision of emerging technology vectors and their applications.  
Adapted from the 2003 edition of the ITRS, Emerging Research Devices section, page 3. 
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multiple-gate devices should not be ignored, as it could carry this technology into 
mainstream manufacturing. 
It is very important to note that most research of the double-gate FinFET structure 
points to a need for ultra thin body devices to ensure full depletion (FD), high 
performance, and suppression of SCE. More specifically, research from the inventors of 
the device [4, 6, 15] suggests that the fin width must be smaller than the gate length for 
optimal device performance. These findings also suggest that the fin width can be as 
large as 70% of the gate length to effectively suppress SCE, while more aggressive 
estimates place the maximum fin width at ½ to ⅔ of gate length. Since the gate length is 
usually at the lithographic limit, these results imply that fin width must be sub-
lithographic, necessitating novel means for fin definition. One of the approaches taken 
has been the use of spacer etchmasks to define extremely thin fins [16, 17], while an 
approach for creation of silicon nanowires [18, 19] can be used to further thin down the 
body. 
This research uses successfully integrated processes such as spacer image transfer 
fins, body oxidation and etchback, and thin oxynitride gate dielectrics to create 
submicron gate length FinFET devices. This project thus represents several “firsts” for 
RIT and the Microelectronic Engineering Department, and a platform for future 
development of high-performance deep submicron FinFETs.  
 
1.2 Historical Overview 
1.2.1 FinFETs in Literature 
As mentioned earlier, the “traditional” FinFET structure (Figure 2b) evolved from 
an earlier device known as a fully depleted lean channel transistor (DELTA, Figure 2a), 
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that was originally introduced in 1989 [3]. The concept of multiple-gate FETs was 
already familiar [21-22], but the novelty of the DELTA implementation resulted in 
development of similar devices.  
 
 
 
 
 
 
 
 
 
 
 
 
  
The DELTA and FinFET transistor both function on same principle. The body of 
the device (fin) is a relatively thin structure that connects the large source/drain pads. 
With a gate dielectric formed on the side of the fin, a conformal gate material is deposited 
to cover both sides of the fin, creating a tied double-gate transistor. The current 
conduction is thus on the side of the fin that connects source and drain, and the device 
channel width is often  approximated as twice the fin height. The device current drive is 
easily increased by adding more parallel fins to the structure, as allowed by the 
source/drain dimensions. 
Although familiar for over a decade, these devices have garnered a lot of attention 
as of late. There have been several groups working on FinFET devices in recent years, 
with most research coming from University of California at Berkeley (UCB), IBM, and 
Intel. Some of the published results are summarized in Table 1.1.  
 
 
(a) (b)
Figure 1.2 (a) DELTA transistor, adapted from [1], (b) FinFET transistor, adapted from [10]. 
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Parameters Huang et al. [6] (2001) 
Lindert et al. [5] 
(2001) 
Choi et al. [16] 
(2002) 
Doyle et al. [11] 
(2003) 
 
Device Type 
 
Gate Length [nm] 
 
Fin Width [nm] 
 
Gate Oxide Thickness 
[nm] 
 
Vgs / Vds [V] 
 
Current Drive [µA/µm] 
 
Subthreshold Swing 
[mV/dec] 
 
 
FinFET PMOS 
 
45 
 
30 
 
2.5 
 
 
1.2 / 1.2 
 
820 
 
69 
 
FinFET NMOS 
 
50 
 
30 
 
1.8 
 
 
1.0 / 1.0 
 
950 
 
not reported 
 
FinFET NMOS 
 
60 
 
40 
 
2.5 
 
 
1.0 / 1.0 
 
800 
 
70 
 
Tri-gate NMOS 
 
60 
 
60 
 
1.5 
 
 
1.3 / 1.4 
 
1140 
 
73 
 
Table 1.1. Summary of published FinFET research results. 
 
Due to the unconventional nature of the device (sidewall channel conduction), 
transistor metrics can be interpreted several ways. It is important to note that for 
FinFETs, channel width is often defined as fin height. However, when compared to 
classical MOSFETs, the channel width that should be compared is actually twice the fin 
height. These concepts should be kept in mind when evaluating device performance from 
literature. 
The approaches taken in fin creation employ a variety of techniques: from 
electron-beam lithography [4-6], to conventional deep ultraviolet photolithography [11], 
and combinations of ultraviolet photolithography and spacer-based lithography [16, 17]. 
Research has often focused on the development of ultra-thin body structures to ensure 
full depletion, with some efforts concerned with reduction of etch damage in the channel 
region.  
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1.2.2 FinFETs at RIT 
There have been several efforts in the FinFET research arena at RIT [22-24], 
focusing on demonstration of a field effect using relatively relaxed design requirements 
(g-line lithography, thick gate oxides). These devices had varying degrees of success, 
with some exhibiting strong field effects and MOSFET operation [23], while other efforts 
had either poor MOSFET characteristics [24] or no observable field effect [25] (Figure 
3). None of the devices were aggressively scaled due to the timeframe and scope of each 
project, and represented proof-of-concept efforts and minor improvements in each 
successive iteration. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
As part of background research, FinFETs previously made at RIT have been 
imaged using Scanning Electron Microscope (SEM) tools at the LEO Electron 
Microscopy facility in Thornwood, NY to evaluate some of the processing steps and 
obtain as much background as possible prior to new process development (Figure 4). 
 
 
 
 
(a) (b) (c) 
Figure 1.3 (a) ID-VD characteristics for a 4µm gate length, 4µm fin width, 20-fin device [23], (b) ID-VD 
characteristics for a 2µm gate length, 2µm fin width, 20-fin device [24], (c) log ID-VD characteristics 
for a raised polysilicon source/drain device [25]. 
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Several important observations can be made from these images. Figure 4(a) 
indicates a highly isotropic fin etch, with a rough fin sidewall. Device performance is 
thus expected to suffer, as full depletion is unlikely even at high gate bias, while the 
rough sidewall degrades carrier mobility. Fins observed in Figure 4(b) exhibit thickness 
that is below the lithographic limit of the process used (g-line stepper), indicating either 
overexposure/overdevelopment or extreme overetch during fin formation. While a 
processing liability and unintended, these thin structures may actually allow better device 
performance. The work presented is present a major improvement over previous efforts, 
both in body thickness and channel length.  
 
(b) (a) 
Figure 1.4 (a) Cross-section of a FinFET with a 3µm-wide fin [24], (b) angled view of multi-fin device. 
1.3 FinFET Benefits, Drawbacks, and Alternatives 
The multiple research efforts in the FinFET arena have already produced 
impressive results from both academia and industry. However, FinFETs are not the only 
solution to the problems of continued scaling. The first and most obvious approach is to 
continue with traditional planar CMOS technologies until a fundamental barrier, such as 
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the size of the silicon atom, is achieved. The costs associated with transition to entirely 
new types of devices are immensely prohibitive, considering the time and investment 
needed to establish new design and manufacturing processes. Thus, the transition to new 
and riskier solutions is a tremendous undertaking, with the industry focusing on an 
approach that works and works now. Still, short-sightedness is a quality that is not highly 
regarded, and most major manufacturers and researchers have investigated alternatives to 
both planar CMOS and FinFETs. 
The “multi-gate” FET device group, to which FinFETs belong, contains several 
proposed solutions to scaling problems. For example, researchers have already  
demonstrated functioning double-gate (DG) planar devices [26] and gate-all-around 
(GAA) devices [27]. These types of FETs offer benefits similar to those of FinFETs: 
improved short-channel effects and subthreshold slope, with an increased drive current 
density. However, while the effective transistor width of a FinFET is controlled by the 
number of fins present, planar DG devices are thought to be limited in width to less than 
a micron, while GAA devices often present tremendous design and process difficulties in 
manufacturing. Issues such as top-and-bottom gate size matching and alignment and 
parasitic capacitance make process integration difficult. 
Another set of research devices that is an extension of planar MOSFETs functions 
on the basis of vertical conduction [28-30]. Most often structured as pillars of 
semiconductor surrounded by a gate, vertical MOSFETs (V-MOSFETs) offer the benefits 
of GAA performance combined with the prospect of three-dimensional integration, 
something that none of the aforementioned alternatives can fully achieve. With 
lithography-independent gate lengths, V-MOSFET devices are extremely interesting, yet 
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often very limited. In avoiding lithography for gate definition, these devices are also 
often reduced to having a single gate length, defined by epitaxial deposition, for example. 
Definition of source/drain junctions and channel regions, threshold voltage adjustments, 
and parasitic capacitances are issues that make process integration exceptionally difficult. 
In addition to transistors that are based on field-effect principles, researchers have 
studied more ambitious, long-term solutions to today’s scaling issues. Structures such as 
resonant tunneling devices [2, 31, 32] have applications in both logic and memory 
circuitry, with their first application as a complement of the FET, rather than its 
replacement, and are considered for near-future implementation, but a riskier and 
currently costlier proposition than some non-classical FETs. At the same time, devices 
based on single-electron operation, molecular transistors, or spin transistors are all 
considered far-future solutions [2] that may or may not pan out, carrying with them the 
highest amount of risk, and most often, complete abandonment of legacy concepts of 
design and manufacture of integrated circuits. 
Of the listed solutions, the FinFET presents itself as a good candidate to extend 
the lifetime of the field-effect transistor – a near-term solution to the problems facing the 
IC industry. Its manufacturing is not trivial, and changes in circuit design methodology 
seem daunting. Yet, the FinFET is a structure that has already been researched for nearly 
15 years, and is the most readily-integrated of the “non-classical CMOS” devices.  
 
1.4 Industry trends 
Earlier estimates by the ITRS placed the FinFET introduction to manufacturing in 
the far future. With classical CMOS expected to last well into the 65 and 45 nm node, the 
FinFET was relegated to the future. Yet, recent industry announcements concerning 
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FinFETs and related technologies suggest that their implementation in some form may 
come much sooner than that. One such announcement came from Intel, proclaiming that 
their version of the FinFET (known as the “tri-gate” transistor) has moved from the 
research stage into manufacturing: 
 
““Our latest research indicates that the scalability, performance and 
excellent manufacturability of our tri-gate transistor makes it a strong 
contender for production as early as 2007 on our 45-nm process 
technology," said Sunlin Chou, senior vice president and general manager 
of Intel's Technology and Manufacturing Group […] “The results place 
non-planar, 3-D transistor structures among the promising 
nanotechnology innovations that we will use to extend silicon scaling and 
Moore's Law well into the future.”” [33] 
 
This estimate, announced at the 2003 Symposia of VLSI Technology and Circuits 
in Kyoto, Japan is in line with research published by other industry heavyweights such as 
IBM and AMD. There are proponents of this technology who suggest that a form of 
FinFET implementation may come even sooner, depending on the needs of the market: 
 
“Calvin Chenming Hu, chief technology officer of Taiwan Semiconductor 
Manufacturing Co. Ltd., said the industry's failure to prove out a reliable 
high-k gate stack that limits leakage current for planar transistors could be 
one reason to go to three-dimensional structures early. […] "I think the 
FinFET is going to be used, but not wholesale," Hu said. "There won't be 
a chip where you look in and every transistor is a FinFET. No, it will be 
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used selectively where the performance requires it. I think it could come 
as early as the 65- nm node."” [34] 
 
 Given these estimates, and combined with the amount of research dedicated to the 
FinFET concept, it is highly likely that the IC industry will soon see the introduction of 
these high-performance devices. The need for good understanding of FinFETs thus 
becomes apparent. The work presented here is a step towards that understanding and 
establishes a platform for future research of FinFETs at RIT. 
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Chapter II 
PREVIOUS WORK 
 
The individual components of the work presented have garnered varying amounts 
of attention from researchers and industry. The FinFET itself was discussed in Chapter I. 
However, while some concepts such as oxynitride gate dielectrics have entered 
mainstream manufacturing, their applications to FinFETs are limited to the domain of 
research labs. Similarly, the study of mobility has mostly concentrated on effects of 
doping, surface conditions, and electric fields, while the investigations of mobility in 
varying crystal orientations isn’t quite as prevalent. The following sections summarize 
some of the work done in areas of thin body devices, oxynitride dielectrics, and crystal 
orientation-dependent carrier mobility. These are some of the focus areas in the FinFET 
process presented here. 
 
2.1 Thin Body Devices 
The continuous scaling of ULSI devices has exposed the failings of standard 
manufacturing approaches in the deep submicron regime. Short-channel and floating-
body effects are particularly difficult issues that continue to impede further progress. 
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Some of the problems facing today’s engineers are issues such as CMOS latchup, hot 
carrier gate dielectric degradation, increasing parasitic capacitances, body bias effects, 
degradation in carrier mobility, parasitic transistors, and high subthreshold (leakage) 
current. In fact, that is only a short list of problems that have a varying degree of impact 
on device performance and reliability. While ingenious approaches to scaling have 
alleviated some of these problems, it became clear that a technological breakthrough may 
be needed to push conventional CMOS further into the submicron regime. In the late 
1980’s, a different approach to Si substrates gained momentum and the attention of 
industry – Silicon-on-Insulator, also known as SOI. 
From a purely theoretical standpoint, a CMOS device created on SOI offers many 
advantages over those made on bulk Si [1-5]. For example, devices made in bulk silicon 
have to contend with several sources of parasitic capacitance: source/drain to body or 
source/drain to isolation oxide. The continued scaling of devices implies higher substrate 
doping concentrations, in turn increasing the parasitic capacitances and degrading 
transistor performance. However, SOI technology effectively reduces many of the 
substrate/terminal sources of capacitance by reducing the depletion capacitances in the 
channel and body regions, thereby lowering the delay of the transistor and improving its 
performance. Metal-to-substrate and gate-to-substrate capacitance, although relatively 
small to begin with, is also reduced. These lowered parasitic capacitances also result in 
lower power consumption, making this technology particularly attractive. And while the 
very nature of the SOI “sandwich” (silicon/oxide/silicon) actually adds a source of 
parasitic capacitance, this contribution is generally not significant.  
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Further investigation of SOI substrates [4, 5] shows additional improvements over 
bulk silicon. Leakage current, or current passing through transistors in their “off” state, 
has long been a critical device parameter. Deep submicron devices have shown poor off-
state characteristics, with a degraded subthreshold slope. Alleviating these issues, SOI 
transistors exhibit much improved subthreshold behaviour, often with near-ideal swings 
of ~60mV/decade in case of fully-depleted devices [6, 7]. SOI devices also exhibit 
reduced inter-device leakage and latch-up, lowered substrate coupling for RF devices, 
and reduced soft errors due to radiation effects. Zero body effect, increased drive current, 
and reduced short-channel effects are observed, yet threshold voltages can still be scaled 
down to meet design specifications.  
Despite high potential benefits, initial SOI substrates suffered from poor device 
layer quality, high cost, and an unproven track record. The continued successful 
aggressive scaling of CMOS on bulk substrates pushed SOI implementation further into 
the future, and there are known problems with SOI even today (e.g. floating body and 
self-heating effects). Challenging and expensive for manufacture, initial SOI products 
were few and strictly for demonstration purposes. Yet, the many advantages of SOI could 
not be ignored by the mainstream IC industry. Although familiar to pure researchers and 
military since 1960’s, the first true shift happened in summer of 1998 when IBM 
pioneered their 64-bit PowerPC processor on SOI substrate. The IBM stamp of approval 
did not force all major IC companies to adopt SOI, but it passed from the research arena 
to the manufacturing domain. Companies such as AMD and TSMC are either employing 
or developing [8, 9] SOI technology. Yet, even with acceptance of SOI as viable 
technology, there are different approaches to its use in MOSFET applications. The 
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proponents of partially-depleted (PD) and fully-depleted (FD) devices are still vying for 
dominance in manufacturing environments.  
One of the main characteristics of SOI MOSFETs is the device body that is not 
fixed to a voltage terminal, and therefore electrically “floats.” The substrate-body 
potential difference (VBS) is therefore not controlled, and can change the device threshold 
voltage (VT). Actual device operation at high drain-source bias (VDS) is the underlying 
cause, as high electric fields at the drain end lead to high rates of impact ionization. The 
resulting electron-hole pairs are separated; electrons are swept upward, often through the 
gate oxide given enough energy (“hot” electrons, a breakdown mechanism on its own), 
while holes are pushed down into the unbiased and “undepleted” body, creating excess 
body charge, increasing VBS and decreasing VT [10]. This scenario occurs when there is 
an undepleted region that will absorb this excess charge, or in the case of partially-
depleted devices. PD MOSFETs have channel depletion regions that extend only partway 
into the available device silicon, allowing for the floating body effect. In addition to 
inconsistent threshold voltage values, the floating body can create a parasitic lateral BJT. 
In this case, the floating region acts as a base of the BJT, with source and drain acting as 
emitter and collector, and the base current created by impact ionization and subsequent 
migration of holes to the body [5].  
To alleviate these problems, a particularly attractive venue for SOI substrates 
became the development of FD MOSFETs. In this case, the depletion region of the 
device channel extends through the entire top layer of silicon. The full depletion is 
usually only achieved by using very thin (typically < 200nm) top Si layer or very low 
doping of that layer. Obviously, the above mechanism for dynamic VT effects cannot 
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occur for a fully-depleted device. Furthermore, comparing the effective electric field in 
FD and bulk or PD SOI devices, an improvement in carrier mobility can be inferred [1]. 
In addition to zero body dependence, FD devices exhibit superior current drive and 
generally enhanced short-channel effects (SCE). The SCE improvements, however, can 
come at a price of increased source/drain resistance, as the junction depth for those 
terminals is reduced, often necessitating raised source/drain structures. The doping 
requirements of FD SOI devices also imply low threshold voltages, as any VT adjustment 
would affect the ability of the gate to fully deplete the device region. Adding more 
stringent conditions to the SOI substrate, the fully-depleted device exhibits a high 
sensitivity to variation in silicon film thickness, requiring variation control to the 5-10nm 
range. This kind of variation can be difficult to accomplish when considering silicon 
thickness, but is routinely achieved in modern photolithography. The development of FD 
FinFETs thus becomes attractive, as the quasi-planar nature of these devices allows for 
the channel region silicon thickness to be defined only by photolithography and etch. 
The combined benefits of FinFETs (Chapter I) and full depletion make for an 
interesting avenue of research. In fact, the differing approaches to FinFETs all strive for 
ultra-thin (sub-50nm) fins that are easily depleted due to the multiple gates controlling 
the body of the device. Intel, one of the more aggressive adaptors of FinFETs and similar 
technology, has demonstrated fully-depleted tri-gate devices [14, 15] with excellent 
performance and scalability to the 30nm range. The tri-gate structure is a more aggressive 
extension of the original DELTA and FinFET devices, but is based on the same principle. 
Intel’s success is partly driven through extraordinary manufacturing capabilities that 
make tri-gate devices possible. With many researchers obtaining fin widths well below 
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50nm [11-13], the goal of full depletion is realistic and very manufacturable when 
compared to planar FD MOSFETs. 
 
2.2 Oxynitride Gate Dielectrics 
The use of p+ gates to create surface-channel PMOS devices is widespread, 
creating devices that exhibit good subthreshold characteristics and allow better (threshold 
voltage) VT matching with their NMOS counterparts when compared to buried-channel 
PMOS. Traditionally, the p+ doping is achieved using a boron species (B11 or more often 
BF2) and thermal activation of dopants. However, boron diffusion has shown to be a very 
important issue, as the gate dopant diffuses and penetrates into the dielectric [16-18], 
creating problems in device operation, degrading dielectric quality and device 
performance. Boron exhibits a very high diffusion coefficient in silicon and silicon 
dioxide [19], with propensity to diffuse into (and stay in) SiO2. The diffusion of boron 
ions thus introduces a negative charge distribution in the dielectric, leading to oxide 
degradation [18] and shifts of VT to more positive values. Research has also related the 
boron diffusion to subthreshold slope degradation [16]. Furthermore, the use of BF2 as 
dopant species has introduced fluorine as a species of interest. It has been shown that 
fluorine present in SiO2 dielectric can lead to new oxide degradation mechanisms [20], or 
even growth of additional oxide if the film undergoes further thermal stress [21].  
Since 1997, the National Technology Roadmap for Semiconductors [22] has 
identified boron diffusion as a potential problem for future deep submicron MOSFET 
devices. There have been many proposed solutions to this problem, most involving 
changes to the gate material [23-27], substrate [28, 29], or the dielectric itself [30-33]. 
While all of the possible solutions exhibit some success in blocking boron penetration, 
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the use of oxynitride as the dielectric film has proven to be a very effective approach. 
Although PMOS FinFETs were not fabricated as part of this work, the thermally-grown 
oxynitride used can easily be applied to both NMOS and PMOS devices. 
Identified as a substitutional diffuser in silicon [34], boron is known to move 
through the crystal lattice by replacing silicon atoms. However, while many of the studies 
concentrated on boron diffusion in crystalline and polycrystalline silicon, a comparatively 
small number investigated the mechanisms of boron diffusion in SiO2 and other 
insulators. While it is well-known that nitrogen incorporation helps block boron 
penetration through silicon dioxide, it is crucial to understand how this actually happens. 
There are several competing models, each attempting to fully explain the role of nitrogen 
and how it pertains to boron diffusion. For example, research has empirically shown [35, 
36] that the incorporation of nitrogen successfully slows down the oxidation rate of 
silicon. Gusev et al. [37] argue that the higher density of SiOXNY films and the rigidity of 
nitrogen bonds in SiOXNY films acts to slow down the diffusion of boron.  
That is only one, fairly general explanation of empirical results. Another model 
[38] suggests that boron diffusion through SiO2 occurs due to diffusion defects present in 
oxide films. This model identifies peroxy linkage defects (PLDs, ≡Si-O-O-Si≡ structures) 
as one of the main diffusion defect types, suggesting that these structures act as low-
energy doorways in the SiO2 network. A high presence of stable PLDs would therefore 
act to enhance boron diffusion, allowing boron to diffuse from one interstitial opening to 
another through these oxide defects. In this model, nitrogen incorporated in the oxide 
would compete with boron for placement in these defect sites, inhibiting boron diffusion. 
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However, one of the more generally accepted models [32] relies on the strength of 
the Si-N bond as the source of boron diffusion blocking. This model is based on the 
substitutional nature of boron diffusion, similar to that exhibited in crystalline silicon. 
However, this model discards the standard Fickian diffusion assumptions of homogeneity 
and concentration-independent diffusion. Exhibiting good correlation with experimental 
data, the substitutional model also points out flaws in the PLD model. For example, the 
PLD concentration required to influence boron diffusion as described by Fair is 
extremely high, requiring that peroxy defects replace nearly 40% of all Si-O-Si bonds. 
Secondly, the PLD model assumes passivation of peroxy linkage defects by nitrogen 
incorporation, forming ≡Si-O-N-O-Si≡ structures that are actually not observable by x-
ray photoelectron spectroscopy (XPS). In general, although the substitional explanation 
assumes a non-Fickian diffusion model, this approach to boron diffusion in oxides 
appears valid. Thus, the role of nitrogen in nitrided oxides is to block boron substitution 
for those silicon atoms that are in Si-N bonds. 
There have been a number of different approaches to nitrogen incorporation in 
oxides: thermal nitridation, chemical vapour deposition (CVD), and nitrogen 
implantation to mention just a few. Yet, the effectiveness of nitrogen as a diffusion 
barrier has been shown [32] to be a function of its distribution. The most effective way to 
block boron diffusion pathways in SiO2 is to create a narrow nitrogen distribution at the 
SiO2/polysilicon interface. Furthermore, nitrogen incorporation has the added benefit of 
improved resistance to hot-electron effects, necessitating a nitrogen distribution that also 
had a narrow (but very light) peak at the Si/SiO2 interface. This need to accurately tailor 
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the nitrogen profile within the dielectric can be met through use of gases such as nitrous 
oxide (N2O) and nitric oxide (NO) in thermal nitridation. 
While superficially simple, the process of oxynitridation is actually very complex, 
as are the reactions involved in the breakdown of gases and film growth [37, 39]. This is 
particularly the case when considering processes that involve nitrous oxide, as the main 
reactive species is NO – a product of N2O breakdown. In fact, the reactions most critical 
to this process are those involving N2O and various collision partners, as well as those 
involving atomic oxygen (O) and N2O. At the onset of reactions, the only species present 
are molecules of nitrous oxide, acting as collision partners to each other. However, as the 
reaction proceeds, there is a higher density of other species (N2, O2, NO) that result from 
earlier collisions. While some intermediate reactions may result in production of nitrous 
oxide, research has shown [40, 41] that the N2O created during most standard processing 
quickly reduces to NO and atomic oxygen. Eventually, all reactions result in production 
of nitric oxide and a stable mix of molecular nitrogen and oxygen. While it is possible for 
some nitrous oxide to remain as a stable species, in typical thermal oxidation conditions, 
its concentration is almost negligible (50ppm at 900ºC [39]). Similarly, the 
aforementioned atomic oxygen exists as an intermediate species that helps generate nitric 
oxide, and is barely present in the final gas mix.  
It has been suggested [42] that RTP conditions yield a significant presence of 
atomic oxygen at wafer surface, with nitrogen removal as a result of that presence. 
However, the breakdown of N2O in standard furnaces is markedly different from that 
observed in RTP systems – the decomposition occurs within seconds of introduction of 
N2O at the gas inlet [39, 43], and any atomic oxygen that reaches the wafer surface is 
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present in insignificant amounts. The work presented here does not employ RTP systems 
for oxynitride growth, alleviating concerns of nitrogen removal during film formation. 
 
2.3 Crystal Orientation/Quality and Carrier Mobility 
Carrier mobility is a concept that has been familiar to industry and research, and 
has attracted much attention over the years. However, mobility and its properties are 
generally investigated in the context of planar structures and doping levels, crystal 
quality, electric fields, and temperature [44, 45]. With a vast amount of research already 
available on these topics, the focus really falls on research done regarding carrier 
mobility on crystal orientations other than the most frequently used (100)-oriented silicon 
surface. 
Some of the earliest applications that required an understanding of sidewall 
carrier mobility involved trench capacitors and sidewall transistors for DRAM cells [46, 
47]. The research in this arena focused on the properties of dry-etched silicon surfaces 
and the effects of crystal damage on mobility. Although not directly related to FinFETs in 
structure, the concepts derived can easily be applied to the sidewall conduction seen in 
FinFETs.  
One of the most obvious common traits is the fact that both FinFETs and sidewall 
MOSFETs conduct current along planes directly exposed to dry etch plasma. These 
planes are very likely to experience a high degree of surface damage during etch, 
reducing the effective carrier mobility for both types of devices. One of the earlier looks 
at sidewall mobility [48] observed that electron mobility is substantially reduced when 
measured on the sidewall of a dry-etched trench for different etch techniques, post-etch 
treatments, as well as differing orientations. This effect was correlated to an increase in 
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surface roughness and the corresponding increase in carrier scattering. Interestingly, hole 
mobility was not affected by etch damage. This behaviour was attributed to the difference 
in effective mass between holes and electrons. Furthermore, as was seen much earlier 
[49], hole mobility is much higher on (110) silicon crystal planes when compared to 
(100) surfaces, an effect of quantization and effective mass factors. Similar findings by 
Takagi et al. [50, 51] confirm these conclusions, and indicate that the electron mobility is 
higher on (100) surfaces than on (110) crystal planes. 
Further analysis of crystal orientation effects [52] elaborated on these effects and 
their application in more modern vertical channel MOSFETs. In addition to mobility 
effects already discussed, crystallographic orientation is found to have an impact on 
oxide growth and interface trap density. Differences in oxidation are ascribed to the 
different number of available bonds and surface states for each crystal orientation, as 
there are nearly double the number of available bonds in (111) planes when compared to 
(100) planes. The number of interface traps measured on  (111) planes is also much 
higher, more than doubling that what is measured on (100) crystal planes. These effects 
were also discussed in FinFET applications [53], noting that the mobility p-channel 
FinFET devices can be as much as 100% higher than in comparable planar MOSFETs 
(Fig. 2.1), mostly due to the difference in crystal orientation and lower vertical electric 
fields, while a n-channel devices suffer as a result of moving from a (100) channel to a 
(110) device. It should be fairly clear that the optimal solution for CMOS would 
incorporate PMOS and NMOS devices oriented at a 45° angle to each other, ensuring that 
mobility, and thus drive current, is maximized for both. 
 
 
 27
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
It should be noted that, although crystal orientation has a very dramatic effect on 
carrier mobility, the amount of crystal damage induced during etch is also often studied 
in literature. Many of the previous research efforts [48, 52, 53] included experiments on 
effects of post-etch treatments. Most of these experiments employed a form of sacrificial 
oxidation that removes the damaged silicon surface, smoothing out the etched sidewalls 
and reducing the effects of Coulomb scattering. This technique has long been present in 
general MOSFET manufacturing when a pristine silicon surface is needed, and has 
frequently been employed in FinFET research as well, most often just prior to gate oxide 
growth [54-56]. Although this is the chosen approach for work presented here (further 
discussed in Chapter III), there are more exotic alternative methods, such as hydrogen-
ambient annealing that induces silicon migration [57]. However, the combined benefits of 
improving gate oxide interface and reducing fin width make sacrificial oxidation a prime 
example of simple yet effective process improvement. 
 
 
 
Figure 2.1. Electron and hole mobility as functions of effective electric field and 
silicon crystal orientation. Adapted from Yu et al. [53]. 
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Chapter III 
PROCESS DEVELOPMENT 
 
3.1. Materials and Tools 
The work presented focuses on several aspects of FinFET research, as originally 
proposed by Rommel and Islam [1], further investigating research areas such as 
oxynitride gate dielectrics, crystal orientation effects, and gate symmetry. These FinFETs 
are by default optimized for fabrication on silicon-on-insulator (SOI) substrates. Donated 
by Ibis Technology Corporation, the available SOI wafers are 150mm in diameter 
(commonly known as 6” substrates) and as such determined the required toolset to a great 
extent. The complete process flow (section 3.2) was developed with the capabilities of 
the RIT SMFL toolset in mind, and was tailored to match those capabilities when using 
6” SOI wafers. As will be discussed later on, certain process steps were the limiting 
factors in overall strategy. 
The toolset and associated materials required can be divided in several sections, 
according to their application: 
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3.1.1 Thin Films 
The tools required for growth and deposition of thin films include: Bruce BDF4 
oxidation furnaces for growth of SiO2 and SiOXNY films, as well as anneals and dopant 
activation; ASM chemical vapour deposition (CVD) system for deposition of low 
temperature silicon oxide (LTO), silicon nitride (Si3N4) and polysilicon; and the CHA 
thermal evaporator for aluminum deposition during metallization. 
 
3.1.2 Etch 
The following etch tools were required in FinFET fabrication: Drytek QUAD 482 
dry etcher, used in etching silicon, Si3N4, and SiO2 films; buffered oxide etch (BOE) 
tanks used for wet etching of SiO2; Branson IPC 3200 asher and PRS tanks, both applied 
in removing photoresist from wafers; hot phosphoric acid (H3PO4) tank for Si3N4 
removal; aluminum etch bath; and RCA clean bench. 
  
3.1.3 Photolithography 
 
The photolithography module of the process is limited to use of the i-line (365nm 
light source) Canon FPA 2000i1 stepper and the associated SSI Track 350 
Coating/Development system. 
 
3.1.4 Implant 
 
The only necessary implant step (gate/source/drain doping) was performed using 
the Varian 350-D medium-current implanter. 
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3.1.5 Metrology and Inspection 
Thin film measurements were performed using the Nanospec interferometer and 
the Tencor SM300. Physical dimensions such as step heights were measured using the 
Tencor P2 profilometer and the atomic force microscope (AFM) available at the RIT 
Mechanical Engineering department. Most of the in-process inspection and imaging was 
performed using the Leo EVO 50 XVP scanning electron microscope (SEM). 
The necessary materials (e.g. gas sources, chemicals) are listed with the 
appropriate step in the process flow. 
 
3.2 Process Flow 
The complete outline of the fabrication process for ultrathin body FinFETs is 
shown in Table 3.1. Recipes that were modified from their original versions are indicated 
by an asterisk (*). 
Step Description Tools used Materials used Recipe 
1 Wafer scribe Diamond scribe   
2 Wafer resistivity measurement Four-point probe   
3 Level 1 photolithography – alignment 
SSI track; Canon 
stepper 
Olin OIR 620-10, 
Microposit CD26  
Coat/Develop; 
FINFET1 
4 Silicon etch – alignment Drytek QUAD SF6, CHF3  FACPOLY* 
5 Resist strip Branson asher O2 6” Normal Ash 
6 Standard RCA clean RCA clean bench H2O, NaOH, HCl, HF  
7 Hardmask oxide growth Bruce furnace O2 #154 
8 CVD nitride deposition ASM CVD system NH3, SiH4 Factory 810 
9 Level 2 photolithography – sacrificial nitride patterning 
SSI track; Canon 
stepper 
Olin OIR 620-10, 
Microposit CD26  
Coat/Develop; 
FINFET2 
10 Nitride etch Drytek QUAD SF6, CHF3  FACSI3N4* 
11 Resist strip Branson asher O2 6” Normal Ash 
12 RCA clean w/o HF dip RCA clean bench H2O, NaOH, HCl  
13 CVD LTO deposition ASM CVD system SiH4, O2 SMFLSTRDLTO 
14 LTO etch – spacer formation Drytek QUAD CHF3, O2, Ar FACSPCR 
15 Sacrificial nitride removal Phosphoric acid bench H3PO4, H2O  
 
Table 3.1. Thin body FinFET process flow, tools, and materials 
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Step Description Tools used Materials used Recipe 
16 Level 3 photolithography – hardmask oxide protection 
SSI track; Canon 
stepper 
Olin OIR 620-10, 
Microposit CD26  
Coat/Develop; 
FINFET2 
17 Hardmask oxide etch Drytek QUAD CHF3, O2, Ar FACSPCR 
18 Resist strip Branson asher O2 6” Normal Ash 
19 Level 3 photolithography – source/drain pad protection 
SSI track; Canon 
stepper 
Olin OIR 620-10, 
Microposit CD26  
Coat/Develop; 
FINFET2 
20 Silicon etch – S/D/fin formation Drytek QUAD SF6, CHF3  FACPOLY* 
21 Resist strip Branson asher O2 6” Normal Ash 
22 RCA clean w/o HF dip RCA clean bench H2O, NaOH, HCl  
23 Sacrificial oxide growth Bruce furnace O2 #156 
24 Sacrificial oxide etch BOE bench HF, H2O  
25 RCA clean w/o HF dip RCA clean bench H2O, NaOH, HCl  
26 Oxynitride growth Bruce furnace N2, O2, N2O #213 
27 CVD polysilicon deposition ASM CVD system SiH4 610 Polysilicon 
28 Level 4 photolithography – gate definition 
SSI track; Canon 
stepper 
Olin OIR 620-10, 
Microposit CD26  
Coat/Develop; 
FINFET2 
29 Polysilicon etch Drytek QUAD SF6, CHF3  FACPOLY* 
30 Resist strip Branson asher O2 6” Normal Ash 
31 RCA clean w/o HF dip RCA clean bench H2O, NaOH, HCl  
32 Implant S/D/gate Varian 350-D PH3  
33 Dopant activation Bruce furnace N2, H2O #280 
34 Level 5 photolithography – contact cut 
SSI track; Canon 
stepper 
Olin OIR 620-10, 
Microposit CD26  
Coat/Develop; 
FINFET2 
35 Contact cut etch BOE bench HF, H2O  
36 Resist strip Branson asher O2 6” Normal Ash 
37 RCA clean w/o HF dip RCA clean bench H2O, NaOH, HCl  
38 Aluminum evaporation CHA evaporator Al  
39 Level 6 photolithography – metallization 
SSI track; Canon 
stepper 
Olin OIR 620-10, 
Microposit CD26  
Coat/Develop; 
FINFET2 
40 Aluminum etch Aluminum etch tank Proprietary solution  
41 Resist strip PRS baths Proprietary solution  
42 Sinter Bruce furnace H2, N2 @ 410°C (10min)  
 
Table 3.1. (continued from p. 36) Thin body FinFET process flow, tools, and materials 
 
Many of the processes outlined in Table 3.1 are part of standard RIT procedures 
(e.g. RCA cleans, dry oxidation) and as such are not discussed in detail. For 
completeness, all process specifics are included in the Appendix (pp. A2-A12). However, 
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certain “focus areas” of the process are examined in more detail in the following section 
(3.3), as their development and implementation are critical to the research presented. 
 
3.3 Focus Areas 
The defining characteristics of the process developed come from the integration 
of unit processes. This integration and design are particularly reflected in certain critical 
areas. Most notably, these areas are (1) thin body, (2) oxynitride gate dielectric, (3) 
doping methods, (4) device layout. Each of these topics is discussed in the following 
sections. 
 
3.3.1 Thin Body Formation 
 
3.3.1.1 Sidewall Spacer Image Transfer (Spacer Lithography) 
 
Pioneered for FinFET applications by Choi et al. [26], spacer lithography enables 
creation of sub-lithographic structures, limited by the ability to create thin sidewall 
spacers rather than the capabilities of the exposure system used. Created as in standard 
CMOS processing, sidewall spacers here function only as an etchmask layer, protecting 
the underlying silicon during fin formation. It is critical for a spacer lithography process 
to have appropriate sacrificial layers and good etch selectivity to allow for proper 
formation of an etch mask. The complete process of sidewall spacer image transfer (steps 
7-21 in Table 3.1, also illustrated in Figure 3.1) is as follows: 
1. Dry SiO2 growth of ~150nm 
2. LPCVD deposition of (Si3N4) of ~400nm 
3. Level 2 photolithography – sacrificial nitride patterning 
4. Dry etch of Si3N4 
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5. Resist strip 
6. RCA clean w/o HF dip 
7. LPCVD deposition of ~200nm of LTO 
8. Anisotropic etch of LTO, forming spacers 
9. Removal of Si3N4 using hot phosphoric acid 
10. Level 3 photolithography (pass 1) – protection of hardmask oxide over 
S/D regions 
11. Anisotropic etch of hardmask oxide 
12. Resist strip 
13. Level 3 photolithography (pass 2) – protection of hardmask oxide over 
S/D regions  
14. Anisotropic silicon etch – source/drain/fin formation 
15. Resist strip 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
LTO spacers 
(a) (b) (c) (d) 
Figure 3.1 Cross-section illustration of spacer lithography. (a) formation of LTO spacers 
on the sidewalls of sacrificial nitride layers, (b) freestanding LTO spacers as etch masks, 
(c) transfer of spacer features into hardmask oxide, (d) fins formed as the silicon etch hits 
buried oxide (BOX). Note: this diagram does not show the photolithographic protection 
of source/drain regions. See layout in the Appendix (pp. A13-A18). 
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The thermally-grown SiO2 (step 1) plays an important role in this process. First, it 
acts to thin down the silicon device region, reducing the aspect ratio of the fins. The 
necessary fin aspect ratio is estimated to be approximately 3:1, and with the target fin 
width of 50nm, the silicon thickness has to be approximately 150nm. The vendor-
provided dimensions of the donated SOI substrate (Si thickness of 217.7nm atop 370.3nm 
buried oxide) are such that the thin-down step is required. Given the generally accepted 
amount of silicon consumed during oxide growth is 44% of the final oxide thickness [3], 
the necessary oxide thickness is calculated to be approximately 150nm. Silicon dioxide 
growth is a well-understood process, and its specifics will not be discussed here. For 
recipe details, refer to pages A2-A12 of the Appendix. 
The oxide grown also provides a low-stress interface between the device region 
and LPCVD nitride that follows. The reduction in stress should limit any tendency of the 
nitride to peel or crack during subsequent processing. Finally, and perhaps most 
importantly, the oxide acts as a hardmask (in addition to the LTO spacers) that will 
provide additional protection to fin structures during the etch, as shown in Fig. 3.1(c) 
through (d). In subsequent steps, particularly during gate definition, the oxide will act as 
an etchstop layer, once again protecting the fin structure. A good example of structures 
not protected by a hardmask in this process can be seen in Fig. 3.2 (a), where subsequent 
silicon etches heavily pit the silicon surface protected only by photoresist. The structures 
shown in Fig. 3.2 (b) were protected by both resist and hardmask oxide, preserving a very 
smooth and structurally sound surface. 
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The silicon nitride film thickness targeted in step 2 results in 400nm-wide spacers 
that would ideally translate to silicon fins of approximately the same width. However, the 
process is flexible enough to allow for spacer width modification by an appropriate 
change in deposited nitride thickness. The nitride structure must have as perfectly vertical 
walls as possible to ensure that the spacers formed in later steps have adequate support. 
To ensure such a profile, with isotropic etch techniques (such as H3PO4 etch) not 
acceptable, a highly anisotropic dry etch was developed. Based on the Drytek QUAD 
nitride etch recipe provided in the RIT undergraduate coursework (FACSI3N4), this 
recipe employs equal parts SF6 and CHF3 (30sccm each) at approximately 40mt and 
185W effective RF power. The etch rate of the recipe (125nm/min) is low enough for 
adequate etch stop control Fig. 3.3 shows anisotropic behaviour of the recipe used in step 
4 of this unit process. 
 
 
 
 
 
 
(b)(a) 
Figure 3.2 SEM images showing the benefits of hardmask oxide. (a) heavily pitted, nearly 
porous silicon structure that exhibited near open-circuit performance when used as a resistor. 
Image courtesy of Mohammed Rafiur Rahman. (b) Similar structure, protected by a 
hardmask oxide, with preserved silicon regions below. 
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LTO spacer formation (step 8 in this unit process) also requires anisotropic 
etching. Once again performed on the Drytek QUAD, this etch is based on a mixture of 
CHF3, O2, and Ar (65, 4, and 65sccm, respectively) at a chamber pressure of 70mt and 
effective RF power of 185W. To ensure removal of any polymer residue left behind by 
this etch, the wafers were also treated by a 90-second argon etch under similar conditions, 
whose purely physical nature acts to clean up the wafer surface without further etching 
the newly-formed spacers. An example of the resulting spacers is shown in Fig. 3.4. 
 
 
 
 
 
 
 
 
 
 
 
(b) (a) 
Figure 3.3 SEM images showing anisotropic properties of FACSI3N4 recipe. (a) cross-
sectional image of a nitride layer film etched using the FACSI3N4 recipe. Image courtesy of 
Leo Electron Microscopy, Thornwood, NY. (b) nitride spacer formed on the sidewall of a 
polysilicon structure. Image courtesy of Michael Aquilino. 
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Finally, the spacer image was transferred into the underlying hardmask oxide and 
SOI layers. Done through a succession of anisotropic oxide and silicon etches, the spacer 
dimensions are preserved as device fins are defined. The hardmask oxide etch is identical 
to the recipe used to define spacers, while the very critical silicon etch required more 
development.  
It is very desirable to employ a highly anisotropic silicon etch during fin 
formation to prevent undercut of the fin structure, once again requiring the use of the 
Drytek QUAD reactive ion etcher. Evaluations of standard silicon etch recipes available 
for general use (SF6/CHF3 based) showed that recipes previously thought of as 
“anisotropic” actually created a fair amount of isotropic undercut (see Fig. 3.5) that 
became the gating factor of possible fin widths. Even with pressure reduced to 20mt and 
Figure 3.4 LTO spacer surrounding a nitride structure formed using methods 
described in steps 1 through 8. 
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SF6 and CHF3 flow reduced to 6 and 14sccm, respectively,  the undercut persisted. Stable 
chamber pressure below 20mt could not be attained. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
This tool limitation translated into a lower limit on the possible fin width. The 
isotropic nature of the etch prohibited ultra-thin spacers, as spacers below 300nm in 
width would be completely undercut and lifted from the wafer. This is the reasoning 
behind choosing spacer width target of 400nm in step 2 of the spacer lithography unit 
process. 
It should be noted that a possible drawback to the spacer lithography technique is 
the fact that spacers, and thus fins, are created in pairs by default. Therefore, if a single 
fin is desired, an additional masking step is necessary. Another issue is the ability to 
create only a single fin width, which can be compensated through standard 
photolithographic imaging of fins, as discussed in the Layout section. 
 
(c) (b)(a) 
Figure 3.5. SEM images of silicon etch profiles. (a) silicon etch with photoresist as mask, (b) 
and (c) profiles showing severe undercut of protective oxide and nitride etch masks. 
3.3.1.2 Oxidation and Etchback 
Once the spacer lithography process creates a reasonably thin set of fins, an 
oxidation/etchback process is used to further reduce fin width. Using the previously 
discussed phenomenon of silicon consumption during oxidation, fins can be thinned 
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down by growing a sacrificial oxide on their sides and removing that oxide with a 
selective etch such as buffered HF. This process then leaves behind only the silicon fin, 
as illustrated in Fig. 3.6. 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
(c) (b)(a) 
Figure 3.6 Oxidation & etchback cross-sectional illustration (a) fins formed by spacer 
lithography, (b) fins after sacrificial oxidation, (c) thinned-down fins following the etch of 
grown oxide. Note: drawing not to scale. 
 
 
This very simple principle was used to reduce fin width, as described by the 
following equation: 
 
Wf = Wi – 2 × 0.44 × tox   Eq. 1 
 
where Wi is the initial fin width (prior to oxidation), tox is the thickness of the 
sacrificial oxide grown, and Wf is the final (post-etch) fin width. The previously 
established consumption rate of silicon contributes the 0.44 factor, and a factor of 2 
comes into play because the fin is oxidized from both sides. While Eq. 1 is a good 
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approximation, Liu et al. [4, 5] have reported that the oxidation is eventually self-limiting 
at oxidation temperatures below 950 °C. However, these results were reported for 
extremely thin (sub-10nm) structures, and such mechanisms were not observed in this 
study. 
An example of linewidth reduction is shown in Figure 3.7. Lines etched in silicon 
were oxidized with an oxide thickness of 600nm. The SEM image in Fig. 3.7(a) shows 
oxidized silicon lines, their width increased from a nominal 600nm to approximately 
710nm. Figure 3.7(b) shows lines with identical nominal dimensions following complete 
removal of SiO2. The resulting reduction in linewidth from 600nm (nominal) to 547nm 
(post-etch) corresponds to the difference expected due to oxidation. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
(b)
(a)
Figure 3.7. Oxidation & etchback example (a) 600nm lines oxidized to a width of ~709nm, 
(b) 600nm lines after oxide etchback, thinned down to ~547nm. 
 
A potential problem can be identified when considering the isotropic etch of 
sacrificial oxide, as this etch also affects the buried oxide thickness and undercuts the fin 
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itself. Fig. 3.6 does not show this effect, as it is not expected to play a major role, and no 
undercut could be observed. However, even if some undercut occurs in this approach, the 
fin structure and subsequent gate deposition begin to approximate an Omega FET, a well-
performing and scalable variation on the FinFET proposed by the Taiwan Semiconductor 
Manufacturing Company [7]. 
The main goal of this process is to reduce fin width, but has additional benefits. 
The silicon etch that actually forms the fin is likely to cause a great degree of sidewall 
damage to the structure. This surface damage is likely to adversely affect mobility of 
carriers along the sidewall, degrading device performance. Petti et al. [8] observed 
degradation in electron mobility due to atomic-scale surface roughness caused by etch 
processing. Hole mobility is also degraded, but not as severely, which can be explained 
by the location of hole inversion charge centroid – farther away from the surface and 
silicon/oxide interface when compared to that of electrons. Oxidation ties up available 
surface bonds and acts to effectively smooth over the damage caused by etching, creating 
a better surface for gate dielectric formation. A preliminary evaluation of this effect is 
presented in section in Figure 3.8. A noticeable improvement in surface roughness can be 
observed. 
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(c) (b)(a) 
Figure 3.8. Reduction of etch damage effects through oxidation & etchback. (a) typical profile of 
silicon structure formed through reactive ion etch with some sputtered resist present on sidewall, 
(b) oxidized silicon structure, (c) structure shown in (b) after oxide removal by HF etching. 
 
This principle was applied to device structures of two of the wafers (D1 and D2), 
while the third device wafer did not experience this kind of sacrificial oxidation. With a 
post-fin etch width of approximately 300nm, the fins on wafer D1 and D2 were thinned 
down to 50nm through a sacrificial oxide growth of 240nm, allowing for a difference in 
oxide thickness on different crystal planes [6]. The resulting thin body structure, 
measuring to approximately 51nm is shown in Figure 3.9. 
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Figure 3.9. Top-down SEM image of a completed FinFET 
device, showing the surviving hardmask layer (measuring 
301nm) and the underlying thin-body fin (the “white core” 
measuring 51nm) 
 
As shown, the combination of sidewall spacer image transfer and 
oxidation/etchback can successfully reduce feature width to the 50nm range. However, as 
will be shown in later sections, this method caries with it a caveat of “fin shadowing” that 
causes breaks in gate structures. This failure mechanism is discussed in Chapter 5. 
Completed thin- and wide-body structures with surrounding gates are shown in Fig. 3.10. 
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(b) (a) 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
(c) (d) 
Figure 3.10. Completed FinFET structures. (a) wide body device, (b) wide body device detail 
showing gate wrapping around the fin, (c) thin body device (d) thin body device detail showing gate 
wrapping around a pair of fins. 
 
3.3.2 Oxynitride Gate Dielectric 
The silicon oxynitride (SiOXNY) gate dielectric process was initially developed at 
RIT as part of the Advanced CMOS project under Dr. Lynn Fuller. Oxynitrides are often 
used as gate dielectrics in modern devices due to their ability to suppress boron 
penetration [9-12], a serious problem for deep submicron devices with boron-doped 
gates. While the mechanisms behind suppression of boron diffusion are not completely 
understood, a frontrunner theory [10] suggests that the strength of Si-N bonds in 
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oxynitrides (greater than that of Si-O bonds in SiO2) acts to reduce the ability of boron to 
diffuse through the film by substitutional means. This implies a need for a large 
concentration of nitrogen (~1% nitrogen in SiOXNY) at the gate/dielectric interface, 
where diffusion prevention would be most effective. At the same time, a large pileup of 
nitrogen at the dielectric/channel interface has been shown to degrade carrier mobility 
[13-15], confirming the need for a shift of the nitrogen peak away from the channel 
region. The method chosen to create such a nitrogen profile is referred to as “reoxidation 
of oxynitrides,” shown in Fig. 3.11. 
 
 
 
 
 
 
 
 
 
 
 
Initial oxynitride growth can be performed in several different ways, one of which 
is by thermal processing of bare silicon in an N2O ambient. Due to the process specifics 
for the Advanced CMOS project, the final oxynitride thickness was targeted to 10nm. 
Complete flow for the SMFL Bruce Furnace system (recipe #213) is as follows: 
Figure 3.11. Reoxidation of oxynitrides, as suggested by Gusev et al. 
1. Boat push-in at 650 °C (12 minutes) with no gas flow 
2. Temperature stabilization at 650 °C (30 minutes) with 5lpm N2 gas flow 
3. Temperature ramp-up to 900 °C (30 minutes) with 10lpm N2 gas flow 
4. N2O soak at 900 °C (30 minutes) with 10lpm N2O gas flow 
5. O2 soak at 900 °C (30 minutes) with 10lpm O2 gas flow 
6. Temperature ramp-down to 650 °C (30 minutes) with 10lpm N2 gas flow 
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7. Boat pull-out at 650 °C (15 minutes) with no gas flow 
Initial measurements of the films grown using the SMFL Rudolph ellipsometer 
tool indicated an on-target thickness (approximately 9.5nm). The oxynitride film was 
analyzed by Dr. Kent Zhuang of the Eastman Kodak Company using X-ray Photoelectron 
Spectroscopy (XPS) to determine film composition. The XPS results are shown in Figure 
3.12. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Several important observations can be made from Fig. 3.12. Most notably, 
nitrogen incorporation is significant and agrees with information found in literature [38, 
39]. As important is the actual profile of nitrogen distribution. At zero sputter time 
(oxynitride surface), the nitrogen peak is at its highest point. Since the analysis was done 
at a 45º takeoff angle, the information presented actually corresponds to data gathered 
from regions slightly deeper in the film. This suggests that the actual nitrogen content is 
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Figure 3.12. Results of XPS analysis of a thermally-grown and 
reoxidized oxynitride film. 
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most likely higher at the very top of the film. Finally, carbon contamination on the 
surface is significant enough to mask some of the nitrogen signal, indicating an even 
higher degree of nitrogen incorporation at the film surface. Device measurements using 
Tencor SM300 interferometer indicate an oxynitride thickness of 8.8nm, within tolerance 
for the targeted 10nm gate dielectric. 
 
3.3.3 Doping 
 
The process outlined is designed for a single type of device (NMOS or PMOS) 
but is flexible enough to be expanded into a CMOS flow with the appropriate changes to 
the layout. However, due to time constraints and the nature of supplied substrates (p-
type), only NMOS devices were fabricated. Device doping was performed in a single 
implant step, simultaneously doping source, drain, and the gate, avoiding additional 
lithography steps. Implant was selected as the doping technique in order to avoid the 
difficulties in controlling diffusion-based sources such as spin-on glass dopants. It should 
be noted that the devices did not see any threshold adjustment implants, as a specific 
threshold voltage was not targeted. 
The most readily available and most frequently used n-type dopant source on the 
Varian 350-D implanter is P31 ion, derived from a PH3 gas source. Prior to processing, 
implant simulations were performed using Silvaco ATHENA software to determine 
appropriate implant energy and dose. As is the case with many CMOS-based devices at 
RIT, the targeted surface concentration of source and drain regions was in the 1020 cm-3 
range. Initial simulations of a 100keV energy implant, shown in Fig. 3.13, indicated that 
implanted ions would penetrate the targeted polysilicon gate thickness of 300nm, 
effectively doping the channel region. 
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Following several sets of simulations, the appropriate implant settings were found 
at 60keV implant energy with a dose of 4×1015 cm-2, as seen in Fig.. 3.14. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
(c) (b)(a) 
Figure 3.13. Silvaco ATHENA simulation of a 100keV, 4×1015 cm-2 P31 implant. (a) cross-sectional 
doping profile of a simulated source/gate transistor section, (b) cutline profile of the source region, (c) 
cutline profile of the gate region. High degree of dopant penetration is unacceptable. 
(a) (b) (c) 
Figure 3.14. Silvaco ATHENA simulation of a 60keV, 4×1015 cm-2 P31 implant. (a) cross-sectional 
doping profile of a simulated source/gate transistor section, (b) cutline profile of the source region, (c) 
cutline profile of the gate region. Implant penetration into gate dielectric and channel is negligible.
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Simulations were also performed to ensure that thermal dopant activation (20 
minute N2 soak at 1000°C followed by a 10-minute wet O2 soak at 1000°C) does not 
cause unacceptable dopant redistribution. Figure 3.15 indicates that post-activation 
doping profiles do not appreciably change due to the high segregation coefficient of 
phosphorous [16]. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
(c) (b)(a) 
Figure 3.15. Post-anneal dopant profiles of implant shown in Fig. 3-13. (a) source region lateral 
extension of approximately 0.3µm can be observed. (b) resulting source/drain junction depth in bulk Si 
is approximately 0.95µm, ensuring complete doping of the thin SOI layer. No appreciable dopant 
penetration is expected, as phosphorous tends to stay in silicon during diffusion. 
3.3.4 Layout 
Built into the layout of devices fabricated are several features designed to study 
effects of fin width, crystalline orientation of the channel, gate symmetry and offset, 
multiple gate dimensions, and simultaneous fabrication of planar and FinFETs with 
independently operated dual gates. 
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3.3.4.1 Device Body Type 
Although the goal of this work is to obtain sub-lithographic (50nm) fin widths, a 
backup set of “conventional” FinFET devices was built into the mask layout. The two 
types of FinFETs coexist on the wafer, and can successfully be fabricated at the same 
time. The two major types are thin body (TB) and wide body (WB) FinFETs. Wide body 
FinFETs had lithographically-defined fins ranging from 0.5µm to 1µm in width, whereas 
TB devices relied exclusively on spacer lithography to define the transistor fins. Of 
course, the very nature of spacer lithography dictates that fins are created in pairs, while 
conventional lithography allows for an odd number of fins to exist. The differences in a 
sample layout are illustrated in Fig. 3.16. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
(a) (b)
Figure 3.16. Layout differences between WB and TB devices. (a) WB device with a 
single 1µm-wide fin controlled by a 0.5µm-long gate. (b) a two-fin TB device controlled 
by a 1µm gate. The TB device is easily identified by the presence of the layer used to 
pattern sacrificial nitride between source and drain pads. 
3.3.4.2 Crystal Orientation Effects 
The crystalline nature of silicon substrates is such that (100)-oriented silicon, once 
etched as described in section 3.3.1, allows for different planes of current conduction. 
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More specifically, fins that are formed normal to the wafer flat have a (110) sidewall, 
while fins oriented at 45º to the flat have a (100)-oriented sidewall. The work presented 
takes advantage of different crystal orientation of the channel to examine its effects on 
device performance. In particular, differences in carrier mobility were expected to have 
an impact on drive current – electron mobility is optimal on (100) surfaces, and it 
degrades for (110) crystal planes. The situation is reversed when considering hole 
mobility at high effective electric fields (0.3 MV/cm and greater). As reported by Takagi 
et al. [17] for planar MOSFETs, and reiterated by Yu et al. [18] for FinFETs, the 
reduction in electron mobility on different crystal planes can be greater than 50% at high 
effective fields, while the enhancement in hole mobility is upwards of 40%. Figure 3.17 
shows literature data that illustrates these effects. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
To create devices that will exhibit differing effective carrier mobility, the mask 
layout included both thin body and wide body devices, oriented at 90° and 45° to the 
wafer flat. This ensures that devices fabricated are nearly identical, differing only in their 
fin orientation. An example of this type of layout is shown in Fig. 3.18. 
Figure 3.17. Electron and hole mobility as functions of effective electric field and 
silicon crystal orientation. Adapted from Yu et al. [18]. 
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The principal method in evaluating the impact of crystal orientation on device 
performance will be the direct comparison of devices formed in different crystal planes 
and their extrapolated transistor performance parameters such as current drive and 
subthreshold characteristics. 
 
(b)(a) 
Figure 3.18. Thin body devices of different fin orientation. (a) transistor with its fin in 
(100) orientation. (b) a (110)-oriented fin. Except for their orientation, the transistors are 
identical, sharing the dimensions, fin number (2), and gate length (1µm). 
3.3.4.3 Gate Alignment 
To investigate manufacturing concerns of gate misalignment, the mask design 
includes devices with inherently misaligned gates. Specifically, the gates of some devices 
do not reside exactly at the middle of the fin, but instead are closer to either source or 
drain regions, as shown in Fig. 3.19. 
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Gate misalignment was introduced to create a series source/drain resistance that 
can be directly evaluated and correlated to degree and direction of misalignment [19, 20]. 
This experiment was restricted to TB devices of 0.5µm gate length. 
 
(a) (b) (c) 
Figure 3.19. Illustration of gate misalignment between source and drain. (a) gate perfectly 
centered between source and drain (b) Gate misaligned 2.5µm in the +y direction, (c) Gate 
misaligned 2.5µm in the -y direction. 
3.3.4.4 Independent Dual Gate (IDG) FinFETs 
Another subtype of device introduced to the layout was the concept of 
independently-operated dual gates controlling a FinFET. The notion of using independent 
gates on the same fins is restricted to the wide body device type only, as illustrated in Fig. 
3.20.  
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These devices were introduced to the layout to observe a possible change in 
device performance, most notably its threshold voltage and subthreshold slope [21], as a 
function of simultaneous operation of both gates. 
 
(b) (a) 
Figure 3.20. Independently operated dual gate FinFET. (a) layout of a wide body device with 1µm 
fin width and 3µm gate length. (b) SEM image of device fabricated using the layout shown in (a). 
3.3.4.5 Planar SOI transistors 
Included as a test of process compatibility with standard processing, conventional 
planar (PL) MOSFETs were also in the mask layout (Fig. 3.21). Similar to the creation of 
wide body devices, planar MOSFETs can simultaneously be fabricated and tested 
alongside FinFETs. The process development did not focus on creation of a flow for 
planar transistors, and optimal performance could not be expected. 
 
 
 
 
 
 
 
 
 
 60
Figure 3.21. Layout for a planar SOI transistor 
100µm in width with a 0.7µm long gate, created 
alongside TB and WB FinFETs. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
3.3.4.6 Fin and Gate Dimensions 
As already indicated, the device layout created for this work contains many 
different combinations of parallel fins, fin widths, gate lengths, as well as body and 
transistor types. A summary of available device dimensions is presented in Table 3.2. 
Note: not all combinations were included in the layout. 
 
Device 
type Orientation Gate length [µm] 
Number of 
fins Fin width [µm] 
TB 100 0.5, 0.55, 0.65, 0.7, 0.8, 0.9, 1.0, 2.0, 50, 100 
2, 4, 6, 8, 
10, 18 N/A 
TB 110 0.5, 0.55, 0.6, 0.7, 0.8, 0.9, 1.0, 2.0 2, 4 N/A 
WB 100 0.5, 0.6, 0.8, 1.0, 50, 100 1, 2, 3, 9 0.5, 0.6, 0.8, 1.0 
WB 110 0.5, 0.6, 0.8, 1.0 1 0.5, 0.6, 0.8, 1.0 
IDG 100 1.0 1 1.0, 3.0 
PL 100 0.5, 0.7, 1.0 N/A 100  (channel width) 
Table 3.2. Summary of features included in the mask design 
 61
Chapter III References 
[1] S. L. Rommel and S. S. Islam, “Development and Characterization of Ultra-thin Body (sub-50 nm) 
Technology finFETs Using Contact/Projection Lithography at RIT,” research proposal, RIT, 2003. 
[2] Y.-K. Choi, N. Lindert, P. Xuan, S. Tang, D. Ha, E. Anderson, T.-J. King, J. Bokor, and C. Hu, “Sub-
20nm CMOS FinFET Technologies,” in IEDM Tech. Dig., 2001, pp. 19.1.1-19.1.4. 
[3] S. Wolf and R. N. Tauber, Silicon Processing for the VLSI Era, Vol. 1: Process Technology, Lattice 
Press, 2000, p. 269. 
[4] H. I. Liu, D. K. Biegelsen, N. M. Johnson, F. A. Ponce, and R. F. W. Pease, “Self-limiting oxidation 
of Si nanowires,” J. Vac. Sci. Technol. B 11(6), pp. 2532-2537, Nov/Dec 1993. 
[5] H. I. Liu, D. K. Biegelsen, N. M. Johnson, F. A. Ponce, and R. F. W. Pease, “Self-limiting oxidation 
for fabricating sub-5 nm silicon nanowires,” Appl. Phys. Lett. 64 (11), pp. 1383-1385, 1994. 
[6] B. Goebel, D. Schumann, and E. Bertagnolli, “Vertical N-Channel MOSFETs for Extremely High 
Density Memories: The Impact of Interface Orientation on Device Performance,” IEEE Trans. Elec. Dev., 
vol. 48, no. 5, pp. 897-906, 2001. 
[7] F.-L. Yang, H.-Y. Chen, F.-C. Chen, C.-C. Huang, C.-Y. Chang, H.-K. Chiu, C.-C. Lee, C.-C. Chen, 
H.-T. Huang, C.-J. Chen, H.-J. Tao, Y.-C. Yeo, M.-S. Liang, C. Hu; “25 nm CMOS Omega FETs,” in 
IEDM Tech. Dig., 2002, pp. 255-258. 
[8] C. J. Petti, J. P. McVittie, and J. D. Plummer, “Characterization of surface mobility on the sidewalls 
of dry-etched trenches,” in IEDM Tech. Dig., 1988, pp. 104-107. 
[9] Z. L. Ma, J. C. Chen, H. Liu, J. T. Krick, Y. C. Cheng, C. Hu, and P. K. Ko, "Suppression of Boron 
Penetration in p+ Polysilicon Gate p-MOSFETs Using Low-Temperature Gate Oxide N2O Anneal," IEEE 
Elec. Dev. Lett., vol. 15, no. 3, pp. 109-111, 1994. 
[10] K. A. Ellis and R. A. Buhrman, "Boron Diffusion in Silicon Oxides and Oxynitrides," J. Electrochem. 
Soc., vol. 145, pp. 2068-2074, 1997. 
[11] M. Cao, P. V. Voorde, M. Cox, and W. Greene, "Boron Diffusion and Penetration in Ultrathin Oxide 
with Poly-Si Gate," IEEE Elec. Dev. Lett. vol. 19,  no. 8, pp. 291-293. 1998. 
 62
[12] T. Aoyama, S. Ohkubo, H. Tashiro, Y. Tada, K. Suzuki, and K. Horiuchi, "Boron Diffusion in 
Nitrided-Oxide Gate Dielectrics Leading to High Suppression of Boron Penetration in p-MOSFETs," Jpn. 
J. Appl. Phys. 37, pp. 1244-1250, 1998. 
[13] H. Hwang, W. Ting, D.-L. Kwong, and J. Lee, "Improved Reliability Characteristics of 
Submicrometer nMOSFET's with Oxynitride Gate Dielectric Prepared by Rapid Thermal Oxidation in 
N2O," IEEE Elec. Dev. Lett., vol. 12, no. 9, pp. 495-497 , 1991. 
[14] Z.-J. Ma, Z. H. Liu, J. T. Krick, H. J. Huang, Y. C. Cheng, C. Hu, and P. K. Ko, "Optimization of 
Gate Oxide N2O Anneal for CMOSFET's at Room and Cryogenic Temperatures," IEEE Trans. Elec. Dev., 
vol. 41, no. 8, pp. 1364-1372, 1994. 
[15] T. Matsuoka, S. Taguchi, H. Ohtsuka, K. Taniguchi, C. Hamaguchi, S. Kakimoto, and K. Uda, "Hot-
Carrier-Induced Degradation of N2O-Oxynitrided Gate Oxide NMOSFET's," IEEE Trans. Elec. Dev., vol. 
43, no. 9, pp. 1364-1373, 1996. 
[16] R. C. Jaeger, Modular Series on Solid State Devices Volume V – Introduction to Microelectronic 
Fabrication, Addison-Wesley Publishing Company, 1993. 
[17] S. Takagi, A. Toriumi, M. Iwase, and H. Tango, “On the Universality of Inversion Layer Mobility in 
Si MOSFET’s: Part II – Effects of Surface Orientation,” IEEE Trans. Elec. Dev., vol. 41, no. 12, pp. 2363-
2368, 1994. 
[18] B. Yu, L. Chang, S. Ahmed, Haihong Wang, S. Bell, Chih-Yuh Yang, C. Tabery, Chau Ho, Qi Xiang, 
Tsu-Jae King, J. Bokor, Chenming Hu, Ming-Ren Lin, and D. Kyser, “FinFET scaling to 10 nm gate 
length,” IEDM Tech. Dig., 2002, pp. 251-254. 
[19] K. Kim, and J. G. Fossum, “Double-Gate CMOS: Symmetrical- Versus Asymmetrical-Gate Devices,” 
IEEE Trans. Elec. Dev., vol. 48, no.2, pp. 294-299, 2001. 
[20] J. Kedzierski, D. M. Fried, E. J. Nowak, T. Kanarsky, J. H. Rankin, H. Hanafi, W. Natzle, D. Boyd, 
Ying Zhang; R. A. Roy, J. Newbury, Chienfan Yu; Qingyun Yang; P. Saunders, C. P. Willets, A. Johnson, 
S. P. Cole, H. E. Young, N. Carpenter, D. Rakowski, B. A. Rainey, P. E. Cottrell, M. Ieong, H.-S. P. Wong, 
“High-performance symmetric-gate and CMOS-compatible V  asymmetric-gate FinFET devicest ,”. 
 63
[21] Y. X. Liu, M. Masahara, K. Ishii, T. Tsutsumi, T. Sekigawa, H. Takashima, H. Yamauchi, E. Suzuki, 
“Flexible threshold voltage FinFETs with independent double gates and an ideal rectangular cross-section 
Si-Fin channel,” in IEDM Tech. Dig., 2003, pp. 18.8.1-18.8.3. 
 64
 
 
 
 
 
 
Chapter IV 
ELECTRICAL RESULTS 
 
Devices created using the process developed in Chapter III were tested for a 
variety of electrical parameters. Although not all devices were functional, the 
performance of functioning FinFETs could be evaluated. Presented in this chapter are 
tests that determine parameters such as threshold voltage, subthreshold swing, and 
effective channel length. Also investigated are the results of experiments built into the 
process or mask design: mobility on differing crystal planes, effects of gate 
misalignment, and comparison of thin body, wide body, and planar transistors. All tests 
were performed at room temperature (300K) on wafer D3. The wafer itself was split into 
two sections, used to test the effects of sintering on device performance. Detailed 
discussion of the electrical results will be presented in section 5.2. 
 
4.1. Drain Current vs. Drain Bias 
 
The most common first-pass test to establish whether devices act as transistors is 
the generation of an ID-VD family of curves for several gate biases. This test was 
successfully performed on a range of devices, including thin body (TB) and wide body 
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(WB) FinFETs, as well as planar (PL) MOSFETs. Figures 4.1 through 4.3 show ID-VD 
curves for some of these devices. Drain current is normalized to channel width where 
appropriate – twice the fin height in FinFETs, or approximately 300nm. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
(d) (c) 
(b) (a) 
Figure 4.1 Drain current vs. drain voltage by gate bias for TB FinFETs. (a) sintered device with 8 
fins, L = 2µm. (b) unsintered device with 10 fins, L = 1µm. (c) sintered device with 8 fins, L = 
0.8µm. (d) sintered device with 8 fins, L = 0.7µm. 
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As can be seen in Fig. 4.3, planar transistors are functional, but extremely leaky 
and generally poor-yielding. Since the process development was geared towards 
FinFETs, the poor performance of planar FETs is not surprising. However, this also 
makes further characterization nearly impossible. As such, the planar transistor cannot be 
examined in as much detail as the WB and TB FinFETs.  
 
(b) (a) 
Figure 4.2 Drain current vs. drain voltage by gate bias for WB FinFETs. (a) unsintered device with 
one 0.6µm-wide fin, L = 50µm. (b) sintered device with one 1µm-wide fin, L = 1µm. 
Figure 4.3 Drain current vs. drain voltage by gate bias for a 
planar transistor with 100µm width and 1µm gate length. 
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4.2. Threshold Voltage 
Device voltage threshold (VT) was extracted by finding the horizontal intercept of 
the linear portion of the Id-Vg curve for a given drain bias. Due to large series resistance 
observed in ID-VD curves, the chosen drain voltage is 2.0V. An example of this method is 
shown in Fig. 4.4. The threshold voltage extracted this way is approximately  –0.6V. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Table 4.1 summarizes threshold voltage values extracted for a variety of TB 
FinFET devices tested. 
 
Figure 4.4 Drain current vs. gate voltage at drain bias of 2.0V for an 
8-fin TB FinFET with 0.8µm gate length. The horizontal intercept 
corresponds to the device threshold voltage. 
 Gate length 
[µm] # of fins 
VT
[V] 
0.7 8 -1.90 
0.8 8 -0.60 
0.9 8 -0.04 
1.0 8 0.20 
 
 
 
 
 
 
Table 4.1 Thin body FinFET threshold voltage values 
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Threshold voltage roll-off is plotted in Fig. 4.5. 
 
 
Figure 4.5 Threshold voltage roll-off as a function of gate length. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
4.3. Subthreshold Swing 
Defined as the change in gate voltage necessary to induce a current shift of one 
decade, the subthreshold swing (SS) provides off-state characteristics for a transistor. 
Shown in Fig. 4.6 is the SS calculation for one of the FinFET devices created in this 
work, done at drain bias of 2.0V. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 Figure 4.6 Subthreshold swing extraction for an eight-fin TB FinFET 
device with gate length of 0.8µm. The SS for this device is 
approximately 200mV/dec. 
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By comparison, a WB FinFET with fin width of 0.8µm and gate length of 1µm 
has a subthreshold swing of approximately 100mV/dec, attributed to lower series 
resistance due to the wider fin. 
As with threshold voltages, some of the TB FinFET subthreshold swing values 
calculated at 2.0V drain bias are summarized in Table 4.2 The general SS vs. gate length 
trend is plotted in Fig. 4.7. 
 
 Gate length 
[µm] # of fins 
SS 
[mV/dec] 
0.8 8 200 
0.9 8 187 
1.0 8 136 
2.0 4 87 
 
 
 
 
 
 
 
Table 4.2 Subthreshold swing values for TB FinFETs 
 
Figure 4.7 Subthreshold swing trend plotted against TB FinFET gate 
length. 
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4.4. Drain-Induced Barrier Lowering (DIBL) 
Defined as a shift in the potential barrier as a function of drain bias, DIBL is 
measured at a constant Id in weak inversion, and typically characterized in terms of 
change in gate bias (∆Vg) over a change in drain bias (∆Vds), expressed in units of 
mV/V. An example of DIBL determination is illustrated in Fig. 4.8, performed at a 
constant current of 1×10-9A. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Similarly to the subthreshold swing, a DIBL trend can be plotted using extracted 
values, shown in Fig. 4.9. 
 
 
 
 
 
 
 
 
 
 
Figure 4.8 DIBL for a four-fin TB FinFET device with gate length of 
1.0µm. The DIBL value for this device is approximately 105mV/V. 
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Figure 4.9 DIBL trend plotted against TB FinFET gate length. 
4.5. Effective Channel Length 
The change in effective channel length, ∆Leff, was determined using the Terada-
Muta method. By plotting the transistor resistance (Rm = Vd / Id) in the linear region of 
operation for different Vg-VT values, the ∆Leff can be found. Shown in Fig. 4.10 for TB 
FinFETs, the change in effective channel length is approximately 0.66µm. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.10 Terada-Muta extraction of ∆Leff for 4-fin TB FinFETs. 
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This result is confirmed by applying the same analysis to wide body FinFETs, 
shown in Fig. 4.11. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.11 Terada-Muta extraction of ∆Leff for 3-fin WB FinFETs. 
4.6. Crystal Orientation and Mobility 
As outlined in Chapter III, crystal orientation was expected to have a direct 
impact on carrier mobility, and thus device performance. Shown in Fig. 4.12, this effect 
is easily observable in a family of Id-Vd curves for TB FinFETs. 
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Most useful and most easily observed at saturation, the increase in current drive is 
summarized in Table 4.3. 
 
Figure 4.12 Drain current vs. drain voltage for transistors in different 
crystal orientations. Both devices are thin body FinFETs with four 
fins and a 1.0µm gate. 
Gate voltage 
[V] 
(100) NMOS 
current 
[µA/µm] 
(110) NMOS 
current 
[µA/µm] 
% improvement 
(100) vs. (110) 
0 10.6 3.3 221 
1 56.1 31.5 78 
2 123.7 86.4 43 
3 204.5 158.5 29 
4 290.3 240.2 21 
5 380.7 328.2 16 
 
Table 4.3 Saturation drive current comparison between (100)- and (110)-oriented TB FinFETs 
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4.7. Gate Misalignment 
 
The purposely introduced gate misalignment of 2.5µm either towards or away 
from the drain had an impact on maximum current achieved by the transistor at 
saturation. Tested with a common gate bias of 2.5V, the set of misaligned FinFETs 
produced results shown in Fig. 4.13. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
Figure 4.13 Drain current vs. drain voltage for misaligned FinFETs. 
These devices exhibit higher saturation current with the gate located 
closer to the transistor source. Other than gate position, all transistors 
are identical 2-fin thin body FinFETs with gate length of 1µm. 
 
 
 
 
The resulting curves indicate a rise in saturation current as the gate moves away 
from the drain and towards the source. This effect will be discussed in more detail in 
Chapter V. 
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Chapter V 
DISCUSSION OF RESULTS 
 
The work presented in chapters III and IV described in detail the processes used 
in FinFET creation and the electrical tests performed. For a complete understanding of 
the process developed, it is important to evaluate some critical parts of the process. These 
include the use of spacers as etchmasks, performance of the hardmask, and the overall 
creation of thin body devices. From an electrical perspective, a good understanding of 
overall FinFET performance is important, investigating the impact of crystal orientation 
and quality, effects of gate symmetry, and comparison of various types of devices created 
(TB, WB). Certain components of the design (planar transistors, IDG FinFETs, and 
inverters) proved to be unreliable and inconsistent during testing. The following sections 
evaluate the process and device performance. 
 
5.1 Process Evaluation 
The process development described in Chapter III had the goal of integrating a 
variety of processes into a functioning FinFET design. The individual components of the 
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overall process can be analyzed for performance, ease of integration, failure mechanisms, 
and proposed improvements. 
 
5.1.1. Spacers as Etchmasks 
As discussed in earlier chapters, the appeal of spacer lithography comes from the 
ability to create narrow linewidths while eschewing photolithographic limitations. 
However, this ability comes with a prerequisite of high film deposition and etch 
uniformity, which may not always be the case. It is also necessary to evaluate the 
capabilities of these spacers in creating a suitable mask for underlying layers. 
The spacers created for this work measured approximately 400nm in width and, 
due to the quarter-circular nature of all spacers, about the same in height. A diagram of 
the SOI, hardmask, and spacer layer cross-section is shown in Fig. 5.1. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Some early concerns about the ability of LTO spacers to withstand any kind of 
dry etch had to be investigated. Since LTO is a fairly porous material (when compared to 
thermal oxide, for example), this fear of having spacers simply destroyed during 
Figure 5.1 Cross-section illustration of post-release spacers atop hardmask 
ox e and top SOI layer. Spacer width and height are nearly identical due 
to e nature of spacer formation. 
id
th
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subsequent etching was founded. To that end, very narrow (~100nm) freestanding 
spacers were tested as the masking layer for silicon. Figure 5.2 shows the results of this 
experiment. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The LTO spacers passed this test, surviving the silicon etch even with linewidths 
much narrower than used in the FinFET process. The fact that the silicon etch could not 
resolve 100nm features underscored the necessity of wider spacers for any kind of image 
transfer. The images of Fig. 5.2 show that although the spacer survived, only small 
silicon ridges remained following the etch. These features are well below 50nm in height, 
cannot be adequately controlled in width or height, and are not simply enough to form 
device fins. 
With spacer integrity assured, spacer release (i.e. removal of supporting nitride 
layer) became a serious issue. Theoretically, once spacers are formed as discussed in 
Chapter III, the supporting Si3N4 layer should be completely exposed to the subsequent 
release etch in hot phosphoric acid. And although freestanding spacers were 
(b) (a) 
Figure 5.2 SEM images of ~100nm-wide LTO spacers used as etchmasks for bulk silicon. As seen in 
both (a) and (b), the spacer image is transferred into silicon, but the isotropic nature of the silicon etch is 
unable to resolve such narrow features. 
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demonstrated during experimental runs, the same process was not initially as successful 
on device wafers, shown in Fig. 5.3.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The nitride layer, in what is essentially the “inside” of the spacer ring was not 
completely removed, even after Argon etch clean (see section 3.3.1.1) and hot phosphoric 
acid etch. With residual nitride, the hardmask and SOI layers between fins could not be 
etched, defeating the purpose of spacer image transfer. The issue was remedied by a 
prolonged nitride etch, allowing for creation of free-standing spacers on device wafers 
that can be transferred to the underlying layers. 
Another processing concern comes from the fact that, for the spacers to be 
transferred to the underlying layers once they are released, the LTO used in spacer 
formation must have an etch rate that is at maximum 2.5 times that of the hardmask 
oxide. This condition is there simply because of the geometries of each layer – the LTO 
spacers are approximately 2.5 times as thick as the hardmask oxide. Thus, if the ratio of 
(b) (a) 
Figure 5.3 Incomplete removal of Si3N4 support layer. (a) SEM image of FinFET structure following 
hot phosphoric acid etch and resist strip. Nitride was not completely removed, blocking the 
underlying hardmask layer. (b) structure from (a) viewed using Atomic Force Microscopy (AFM),  
showing a step height difference between the inside of the “spacer ring” and the outer regions. AFM 
image courtesy of Dr. Surendra Gupta of the RIT mechanical engineering department. 
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layer thicknesses changes in future revisions, so do the requirements placed on etch 
selectivity between LTO and thermal oxide. As mentioned, LTO is often considered a 
structurally weak material, and is known to etch at nearly ten times the rate of thermal 
oxide in buffered HF. Measurements of etch rate (using FACSPCR Drytek QUAD 
recipe) over several trials indicated that the two dry etch rates are actually comparable, 
with LTO removed at a consistent rate of approximately 50nm/min, while thermal oxide 
etched at about 45 to 55nm/min. Day-to-day variations affected etch rates, but the 
imposed limit on etch selectivity between LTO and thermal oxide was never approached. 
Figure 5.4 shows a successful transfer of spacers into hardmask oxide.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Overall, approximately 50% (or 200nm) of spacer thickness was removed during 
the hardmask etch. Therefore, the SOI fin mask consisted of 150nm of thermal oxide and 
200nm of remaining LTO spacers, for a total mask thickness of approximately 350nm. 
The silicon-to-oxide selectivity of the etch was improved by reducing the presence of 
(a) (b) 
Figure 5.4 SEM images of post-hardmask etch devices. (a) spacers transferred into hardmask (HM) oxide with 
exposed SOI and photoresist (PR) protecting the source/drain pads. (b) structure similar to that from (a), with 
photoresist stripped, exposing the hardmask oxide on the source/drain pads. 
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oxide-etching CHF3. The resulting etch (modified FACPOLY Drytek QUAD recipe) 
resulted in etch selectivity that effectively etch silicon while allowing the oxide mask(s) 
to remain. Figure 5.5 shows fully-formed silicon fins still protected by an oxide mask. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Overall performance of LTO spacers as etchmasks exceeded expectations in both 
structural integrity and resistance to different types of dry etching. Processing difficulties 
such as incomplete removal of nitride support structure were successfully overcome by 
wafer re-work allowed at that particular step. Yet, it should be noted that thin film 
processing steps suffered from a large degree of non-uniformity across the wafer. For 
example, deposited nitride and LTO thickness increased from wafer flat to the wafer 
crown. Conversely, film etch exhibited radial non-uniformity, with the highest etch rate 
seen on the outer edges of the wafer. The fins formed as a result of silicon etch were on-
target, despite the deposition non-uniformity and etch biasing introduced. Optimizing 
(b) (a) 
Figure 5.5 (a) and (b) Device structures formed following fin/source/drain etch and photoresist removal, 
showing the oxide hardmask (HM) protecting source/drain pads and the newly-exposed buried oxide (BOX). 
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film deposition and etch processing would allow spacer image transfer to scale down 
much further, below the 100nm range demonstrated here. 
 
5.1.2. Thermal Oxide Hardmask Performance 
 
Already touched upon in section 3.3.1.1, the hardmask oxide grown atop SOI 
warrants another mention. This oxide serves to thin down the device region of SOI and as 
a low-stress interface between nitride and SOI, but it is its performance as an etch mask 
that is critical. This is best illustrated in a project developed by M. R. Rahman parallel to 
the work presented. Using only i-line photoresist as the mask for fins and source/drain 
regions resulted in heavily damaged silicon regions. Due to aggressive etching, this kind 
of damage was further extended during gate formation. Figure 5.6 shows the extend of 
etch damage. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Considering the thin-body process, it becomes even clearer that the many etch 
steps involved are a hazard to device regions. The combination of spacer formation, 
(b) (a) 
Figure 5.6 Etch damage on photoresist-only FinFET structures. (a) large-field SEM image showing 
damage extending from source/drain pads into the fin. Aluminum deposited for contacts also 
follows the pitted silicon surface (bottom of image) (b) Detailed image of the fin/gate region, 
showing near-porous silicon, as well as a highly damaged BOX layer. 
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nitride patterning, and silicon etch presents a compelling argument for the necessity of a 
hardmask. For this process, photoresist alone is simply not enough to protect device 
regions, as shown in Fig. 5.7. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
A potential drawback is the fact that leaving a hardmask oxide on the device 
prevents true tri-gate operation. Still, this shortcoming is outweighed by the increased 
process capability and latitude in creating functioning FinFETs. The use of a thermal 
oxide mask is an enabling process in the creation of FinFETs. 
 
(b) (a) 
Figure 5.7 Examples of hardmask significance. (a) wide-body device structure exhibiting post-etch 
damage in hardmask regions where photoresist was weakest. (b) Same structure on a different 
wafer, following a less-aggressive hardmask etch. 
5.1.3. Gate Formation 
A critical step in creating any MOSFET, gate formation also proved a limiting 
factor in fin width scaling for this FinFET process. As discussed in section 3.3.1.2, two of 
the three device wafers (D1 and D2) were exposed to the sacrificial oxidation process 
used to reduce fin width and improve the surface roughness of the channel regions. The 
SEM images shown in Fig. 5.8 illustrate how sacrificial oxidation successfully created 
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extremely narrow fins. Wafer D3 did not experience this treatment, and a gate oxide was 
grown immediately following fin formation. Devices on wafer D3 were therefore 
expected to have wider fins with a great deal of surface roughness, translating to poor 
performance. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
However, electrical tests yielded good results only on wafer D3, while wafers D1 
and D2 had devices exhibiting little to no field effect, or simply electric noise. SEM 
imaging, provided in Figure 5.9, helped identify the root of the problem as discontinuities 
Figure 5.8 SEM image of a device from wafer D1 following gate etch. The 300nm-wide 
oxide layer corresponds to the hardmask (HM) defined through spacer lithography. A white 
“core” measuring about 50nm in width can be observed in the middle of this layer, 
corresponding to a fin created through sacrificial oxidation and etchback. 
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in gate structures. Creating open circuit conditions, these discontinuities in the 
polysilicon line are due to a combination of structural and process factors. 
Any 50nm fin created through sacrificial oxidation and etchback still had a 
hardmask/spacer cap. These caps are much greater in width than the fin itself (6 times, 
according to measurements from Fig. 5.8), creating a T-shape structure shown in Fig. 
5.10. This kind of structure requires extremely conformal polysilicon deposition to have 
all device regions controlled by the gate. Unfortunately, the polysilicon grain size at the 
deposition temperature (610°C), although not directly measured, seems to be too large to 
create a highly conformal film. The combination of these factors leads to voids in the 
poly line, creating open circuits and disabling the transistors. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 5.9 Thin body FinFET created on wafer D1. A discontinuity in the wrap-around 
polysilicon gate, indicated by the arrow, creates an open circuit. The transistor thus cannot 
operate, with only a small portion of the device region actually controlled by the gate. 
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Although ultra-thin body FinFETs were not successfully created, the processing 
and failure analysis provided several important lessons about limitations of the process 
and the scalability of these devices. It is reasonable to expect that both the fin width and 
gate length can be scaled down further, provided that process improvements are made. 
Specifically, fin width scaling requires that the problem of broken gate lines be addressed 
through improved polysilicon deposition and doping. This can be accomplished by a 
lower-temperature chemical vapour deposition of silicon, striving for a more amorphous 
and conformal gate material. Ideally, the gate layer should be doped in-situ, allowing for 
a uniform distribution of dopants throughout the entire gate line.  
It should be noted that the spacer image transfer technique also has the potential 
to be applied in gate patterning. Although an additional masking step would be necessary 
to achieve this, it would enable the creation of deep submicron devices even if the 
lithographic capability is not present. Admittedly, spacer lithography is at its most 
effective when performed on planar surfaces, suggesting that its use for gate lithography 
Figure 5.10 Diagram of thin body fins following sacrificial 
oxidation and etchback. The T-shape of the fin/mask structure 
and large grain structure of polysilicon lead to a non-conformal 
deposition of gate material, creating voids and discontinuities 
in the gate line. 
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is best suited in planar MOSFETs, but should not be discounted for such a use in 
FinFETs. 
Overall, a robust FinFET process was developed, yielding working devices 
despite high degrees of non-uniformity and processing difficulties. The process is flexible 
enough to accommodate a range of device types, including thin body, wide body, and 
planar transistors. The proposed improvements could also drive fin widths to well below 
50nm, creating true ultra-thin body devices. 
 
5.2. Device Performance Evaluation 
Electrical results presented in Chapter IV best describe device performance and 
the effectiveness of certain process steps. The discussion of these results will focus on 
several device parameters, including failure modes and mechanisms, subthreshold 
characteristics, and overall device performance. 
 
5.2.1. Family of Curves Analysis 
The device family of curves, such as ones presented in section 4.1, can offer 
several insights into device performance and breakdown mechanisms. A typical Id-Vd set 
of curves for a short-channel FinFET created in this work is shown in Fig. 5.11. It is 
immediately apparent that even at 0V gate bias, there is an appreciable amount of drain 
current present, indicating a low, potentially negative threshold voltage. Indeed, devices 
such as the one that produced results in Fig. 5.11 have a threshold voltage of 
approximately –0.6V (see Table 4.1). Device threshold voltage is discussed in more 
detail in section 5.2.2. 
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Secondly, it is also apparent that the devices tested experience a form of 
breakdown at higher drain biases. Although devices with gates in the micron range 
exhibit respectable DIBL values (approx. 100mV/V, see section 4.4), devices such as the 
one shown in Fig.  5.12 actually have an extremely high degree of DIBL, manifested as 
punchthrough. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 5.11 Drain current vs. drain voltage by gate bias for a 
sintered TB FinFET with 8 fins, L = 0.8µm. 
Figure 5.12 A TB FinFET exhibiting bulk punchthrough characteristics. 
The transistor is one of the smallest working devices, with a gate length of 
0.8µm controlling ten fins. 
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In particular, the type of punchthrough seen in devices created most closely 
resembles “bulk” punchthrough [1]. It is likely that the low doping of the starting 
substrate allows source/drain depletion regions to expand easily. With no implants to 
control this mode of failure in the process, the smallest devices will be most susceptible 
to punchthrough. This kind of device behaviour also indicates that full depletion of the 
transistor region was not achieved in the devices with fin width of 300nm, as an FD 
device would exhibit much greater gate control over the channel region. It is quite 
possible that ultra-thin body devices (see section 5.1.3) would achieve full depletion, and 
reduce or overcome punchthrough problems. 
Finally, the highly-sloped linear region of the Id-Vd curves indicates that 
source/drain series resistance is significant. The device in question had been sintered, 
theoretically helping to reduce the resistive contribution of the metal/silicon contact. The 
main contribution to the observed series resistance thus comes from the very structure of 
the FinFET. By its nature, the FinFET channel region is a narrow silicon structure that is 
controlled by the gate relatively far away from the bulk of the source/drain (S/D) regions, 
as shown in Fig. 5.13. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 Figure 5.13 Layout of a two-fin TB device controlled by a 1µm gate. The gate edge can be nearly 5µm away from the edge of the source or 
drain region, depending on the gate length. 
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It is the long, narrow fin that contributes the series resistance, even after ion 
implant. Although the he exposed portions of the fin experience the same ion implant as 
source/drain/gate regions, its dimensions can dominate its resistive properties. With fin 
height of approximately 150nm and width that varies from 300nm to 1µm, the fin 
presents a highly resistive element. This resistance can directly be measured using barbell 
structures (FinFETs with no gates) built into the design layout. An example of a barbell 
resistor structure is shown in Fig. 5.14. Simply biasing the structure and measuring the 
resulting current provides an estimate of series resistance. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Also shown in Fig. 5.14 is the extraction of series resistance from the linear 
portion of the V vs. I curve. it can be seen that the expected linear behaviour of current 
vs. voltage is not immediately achieved. This phenomenon is most likely due to the 
current crowding expected at the fin/pad interface. The resistance is calculated to be 
(b)(a) 
Figure 5.14 A more direct measurement of series resistance. (a) layout of a resistor 
structure with fin width of 1µm. These barbell structures appear in several fin 
width/number combinations. (b) Voltage vs. current plot for a 3-fin barbell structure with 
0.8µm fin width.  
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approximately 3.5kΩ for a structure with 3 fins of 0.8µm width each. The average 
resistance per micron of fin width is therefore 1.46kΩ/µm. However, it should be noted 
that these structures have fins that are implanted throughout their length, and as such are 
expected to exhibit lower series resistance than the equivalent TB or WB FinFETs. 
 
5.2.2. Threshold Voltage 
 
Given the p-type substrate used, and appropriate n-type implants for 
source/drain/gate regions, FinFETs produced are expected to have NMOS properties. 
This includes a positive threshold voltage that rolls off in the negative direction as gate 
length shrinks [2]. This trend is indeed observed, as shown in Fig. 5.15 (repeated from 
Fig. 4.5). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
As presented in Table 4.1, device threshold voltage is purely negative in the 
submicron gate regime, indicating that device threshold may be affected by mechanisms 
other than those seen in standard transistor operation. 
Figure 5.15 Threshold voltage roll-off as a function of gate length. 
The second-order polynomial trend line suggests that threshold 
voltage levels off at approximately 0.2V for devices with gate length 
greater than 1.0µm.
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Since substrate doping was fairly light, and no threshold adjust implants were 
performed, a small threshold voltage could be expected. However, gate dielectric quality 
was found to have a likely effect on device threshold. Charge density analysis of a film 
based on the oxynitride recipe used in this work has shown a high amount of fixed charge 
(Qf or QO) trapped in the oxynitride [3]. With an average fixed charge density of 
1.53×1011cm-2, the film in question can be expected to contribute to a lowered threshold 
voltage. Assuming Qf to be a positive charge [4, 5], and with the oxynitride dielectric 
constant estimated to 3.9, the shift in threshold voltage can be as large as -0.6V. 
In addition to fixed charge, SCA analysis also showed a high presence of interface 
traps, with an average density of interface traps (Dit) of 7.78×1010/cm2eV. Since trapped 
charge can be both positive and negative, and its effect on threshold varies with applied 
bias [6], it is not as easy to quantify its effect on threshold voltage. Still, the combined 
effects of fixed charge and interface traps may explain the low FinFET threshold voltage 
values. Although some of the fixed and trapped charges are inherent to the furnace 
system used, it may be possible to reduce these effects in future revisions. For example, 
research has shown that post-oxidation annealing at temperatures higher than oxidation 
temperature in an inert ambient such as nitrogen or argon can reduce the amount of fixed 
oxide charge [7]. This was not the case with the process used (N2 annealing was done at a 
lower temperature), and could be implemented in future revisions of the process 
presented here. 
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5.2.3. Crystal Orientation and Mobility 
Electrical results presented in section 4.7 offer proof that the impact of crystal 
orientation on device performance is appreciable. A summary of differences between 
(100)- and (110)-oriented devices is repeated in Table 5.1. 
 
Gate voltage 
[V] 
(100) NMOS 
current 
[µA/µm] 
(110) NMOS 
current 
[µA/µm] 
Saturation current 
% improvement 
(100) vs. (110) 
0 10.6 3.3 221 
1 56.1 31.5 78 
2 123.7 86.4 43 
3 204.5 158.5 29 
4 290.3 240.2 21 
5 380.7 328.2 16 
 
Table 5.1 Saturation drive current comparison between (100)- and (110)-oriented TB FinFETs 
 
 
The improvement in current drive directly corresponds to increase in mobility, as 
the only difference between the devices tested is the crystal orientation of their respective 
channels. A notable observation is that difference between two crystal planes diminishes 
as the electric field produced by the gate increases. Assuming a grounded FinFET body, 
the decline in mobility increase vs. electric field in gate dielectric is shown in Fig. 5.16. 
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Figure 5.16. Effect of gate electric field on mobility increase, comparing 
(100)- and (110)-oriented devices over varying E-field in the gate 
dielectric. 
 
This result also experimentally validates observations made in literature [8-11] on 
the differences between (100) universal mobility of electrons and experimental results on 
(110) silicon. It is therefore reasonable to expect PMOS transistors would exhibit similar 
kind of mobility dependence on crystal orientation, with hole mobility enhanced on 
(110)-oriented silicon.  
 
5.2.4. Effective Channel Length 
Calculated using the Terada-Muta method (see section 4.5), the change in 
effective channel length vs. measured gate length is 0.66µm. This result is obtained using 
both TB and WB devices, indicating that this change in effective channel length is 
inherent to the process, rather than device type. 
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The explanation for the very consistent change in channel length is actually fairly 
easy to track back to the doping method used in device creation. Originally shown in Fig. 
3.15, the post-anneal dopant profile is again shown in Fig. 5.17. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
It is easily observed that the lateral encroachment of the dopant following the 
thermal anneal is significant. More specifically, the lateral extension under the gate is 
almost exactly 0.3µm. Since an identical phenomenon will be observed on the drain end 
of the device, the total dopant extension amounts to 0.6µm. Very close to the calculated 
∆Leff value of 0.66µm, this effect appears to be most responsible for the large change in 
effective channel length. In turn, the close proximity of source and drain regions can also 
be related to the punchthrough mechanisms observed in device operation (section 5.2.1.). 
Figure 5.17. Post-anneal P31 dopant profile at the source/gate junction for a planar 
model
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The process components most responsible for these effects are the nature of the 
implant and the anneal. The implant itself is performed at a small angle (7 degrees), 
usually done to prevent ion channeling during implant. The angled implant allows for a 
small undercut of the gate region, since no gate spacers were included in the process. 
Secondly, the long thermal anneal results in phosphorous activation, as well as a great 
deal of diffusion, increasing the lateral extension to the levels observed. Ideally, dopant 
activation should be performed in a rapid thermal anneal (RTA) furnace, allowing full 
activation but reducing diffusion and redistribution. Appropriate RTA systems were not 
available at the time of process implementation, but should be investigated for any future 
process revisions. 
A byproduct of ∆Leff determination is the ability to indirectly evaluate the 
combined series S/D resistance. The value of RSD is defined as the vertical axis reading at 
the intercept point that identifies ∆Leff. Applying this method to data plotted in Fig. 4.10, 
the combined source and drain resistance is estimated to 24.5kΩ. Similarly, the 
source/drain resistance for WB devices shown in Fig. 4.11 is found to be 8.7 kΩ. The 
discrepancy in the two values is actually fairly easy to explain: the fins of the tested WB 
devices are 0.8µm in width, or approximately 2.7 times wider than the TB fins. This 
translates to a much wider current path, resulting in lower S/D resistance. When 
compared to the direct measurements of barbell resistors (see Section 5.2.1), the 
contribution of the near-intrinsic device region comes into play. 
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5.2.5. Effects of Gate Misalignment 
The intentional gate misalignment introduced in the layout of some devices (see 
section 3.3.4.3) had an easily observed impact on device performance, shown in Fig. 5.18 
(repeated from Fig. 4.13). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The devices that yielded these results all saw identical bias conditions of 2.5V 
gate voltage. The decrease in source-gate distance has a dramatic effect on device 
performance, with an increase in saturation current (measured at 6.5V drain bias) of 
nearly 50%. The explanation for this effect can be obtained by examining the transistor 
model when series resistance, internal to the source/drain regions, is included in the 
biasing conditions. An example is shown in Fig. 5.19. 
 
 
 
Figure 5.18 Drain current vs. drain voltage for misaligned FinFETs. 
These devices exhibit higher saturation current with the gate located 
closer to the transistor source. Other than gate position, all transistors 
are identical 2-fin thin body FinFETs with gate length of 1µm. 
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The detailed analysis of transistor bias conditions demands that internal 
resistances be taken into account. The series resistance, already established to be 
significant (see sections 5.2.1 and 5.2.4), acts to change the effective source and drain 
bias. Assuming current flow from drain to source, the effective source voltage (Vs’) is 
increased by the voltage drop across source resistance (Rs) to a value of Vs + Id×Rs. 
Similarly, the effective drain bias (Vd’) becomes Vd – Id×Rd. By decreasing the physical 
distance between the gate and source, the parts of the fin that are not under gate control 
also decrease in length, resulting in a smaller Rs. Thus, the effective source bias 
decreases. 
It is important to consider the effect of a changing Vs’ on overall transistor 
performance. Most importantly, the interaction between source and gate becomes critical. 
The gate bias (Vgs) for a transistor is actually the potential difference between the 
effective source potential and the gate potential (Vg-Vs’). It is then easy to see that the 
effective gate-source potential difference (Vgs’) becomes Vgs – IdRs. Reducing Rds 
results in a higher Vgs’, which directly impacts device performance, increasing saturation 
current. 
Figure 5.19 Simplified representation of a MOSFET, showing internal source/drain resistance and 
effective source/drain biases. 
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This phenomenon is a good illustration of the need for a reduction in series 
resistance whenever possible. It is also apparent that source resistance has a great impact 
on saturation current, while drain resistance does not seem to be as influential. However, 
note that while the value of Vgs’ increases with the gate closer to the source, the drain 
resistance (Rd) increases, reducing the overall source-drain bias. Obviously, this will 
have a detrimental effect on saturation current, explaining why the marginal improvement 
of current shown in Fig. 5.16 is actually decreasing. In other words, a law of diminishing 
returns is present – one cannot keep decreasing Rs and increasing Rd forever, as the 
tradeoffs between the two eventually reach a standstill. 
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Chapter VI 
CONCLUSIONS 
 
Presented in this work is the design and implementation of a manufacturing 
process for thin body FinFET devices using non-traditional patterning techniques. 
Specifically, the use of sidewall spacer image transfer to define FinFET body structures is 
shown to be a feasible process. In addition to this spacer lithography, the FinFET process 
developed incorporates components such as sacrificial oxidation/etchback and oxynitride 
gate dielectric, producing functional devices. Additional features built into the mask 
layouts allow for experiments that provide insight into transistor characteristics such as 
effects of gate misalignment and impact of crystal orientation on device performance. 
The process developed was successfully implemented during device creation, 
documented in detail by scanning electron microscope imaging. Creation of oxide spacers 
and their use as etchmasks was shown to be demanding, but realistic. The process also 
shows good robustness and scalability, potentially allowing deep submicron fin widths 
and gate lengths. 
From a device performance perspective, the process yielded functional devices of 
several different types such as thin and wide body FinFETs and planar SOI MOSFETs. 
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Device characterization allowed for extraction of parameters such as threshold voltage, 
subthreshold swing, drain-induced barrier lowering, effective channel length, and series 
resistance. Additionally, direct design implementation allowed for investigation of the 
effects of gate misalignment, experimentally showing the effective increase in gate bias 
by a reduction in the series resistance internal to the transistor source. The impact of fin 
crystal orientation on current drive was also investigated, showing an increase in drive 
current as the carrier mobility of electrons increased from (110) crystal orientation to 
(110)-oriented fins. 
When implemented in more aggressive scaling, certain process components must 
be strictly controlled. In particular, dopant activation should be limited to rapid thermal 
processing to limit impurity redistribution, as manifested in the devices created. 
Furthermore, growth of the oxynitride gate dielectric should be adjusted to minimize 
trapped and interface charge. Overall process optimization is likely to improve many 
device characteristics, with particular emphasis on subthreshold behaviour. For example, 
true thin body formation appears to be possible with minor adjustments to the process of 
sacrificial oxidation/etchback and polysilicon gate formation and doping. The successful 
creation of FinFET devices proves the feasibility of the processes and methods used, and 
provides a foundation for future research of related devices and processes. 
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Appendix 
 
 
This appendix to the main body of the thesis contains additional information 
about the work presented. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 A1
Process Area: Etch 
Equipment: Radio Corporation of America (RCA) Clean Bench 
Recipe name: Standard RCA Clean 
Purpose: Wafer clean 
 
 
Step # Chemicals Temperature [°C] Time [min] Comments
1 
4500ml H2O, 
300ml NH4OH, 
900ml H2O2
75 10  
2 DI water  5  
3 50:1 H2O:HF  1  
4 DI water  5  
5 
4500ml H2O, 
300ml HCl, 
900ml H2O2
75 10  
6 DI water  5  
7 Spin/rinse/dry    
 
Table A.1 – RCA Clean process flow 
 
 
 
 
 
 
 A2
Process Area: Etch 
Equipment: Drytek QUAD 482 
Recipe name: FACPOLY 
Purpose: Silicon etch 
 
 
Parameter Setting Comments 
SF6 flow 6sccm 20% tolerance 
CHF3 flow 14sccm 20% tolerance 
Pressure 20mtorr 20% tolerance 
Power 200W 185W effective power 
 
Table A.2 – FACPOLY etch recipe 
 
 
 
 
 
 
 
 
 
 
 
 
 
 A3
Process Area: Etch 
Equipment: Drytek QUAD 482 
Recipe name: FACSI3N4 
Purpose: Silicon nitride etch 
 
 
Parameter Setting Comments 
SF6 flow 30sccm 20% tolerance 
CHF3 flow 30sccm 20% tolerance 
Pressure 40mtorr 20% tolerance 
Power 200W 185W effective power 
 
Table A.3 – FACSI3N4 etch recipe 
 
 
 
 
 
 
 
 
 
 
 
 
 
 A4
Process Area: Etch 
Equipment: Drytek QUAD 482 
Recipe name: FACSPCR 
Purpose: LTO spacer formation 
 
 
Parameter Setting Comments 
CHF3 flow 65sccm 10% tolerance 
O3 flow 5sccm 20% tolerance 
Ar flow 65sccm 10% tolerance 
Pressure 70mtorr 10% tolerance 
Power 200W 185W effective power 
 
Table A.4 – FACSPCR etch recipe 
 
 
Note: LTO etch was always followed by a pure Argon “clean” etch. 
 
 
Parameter Setting Comments 
Ar flow 65sccm 10% tolerance 
Pressure 70mtorr 10% tolerance 
Power 200W 185W effective power 
Time 2min Subject to spacer size 
 
Table A.5 – Ar “clean” etch recipe 
 
 
 
 A5
Process Area: Thin Films 
Equipment: ASM LPCVD 
Recipe name: FACTORY810 
Purpose: Silicon nitride deposition 
 
 
Parameter Setting Comments 
Base pressure 35mtorr  
Deposition temperature 810°C  
NH3 flow 37sccm  
SiH2CL2 flow 120sccm  
Deposition pressure 520mtorr High, but within spec 
 
Table A.6 – FACTORY810 CVD recipe 
 
 
 
 
 
 
 
 
 
 
 
 
 
 A6
Process Area: Thin Films 
Equipment: ASM LPCVD 
Recipe name: SMFLSTRDLTO 
Purpose: Low temperature silicon oxide deposition 
 
 
Parameter Setting Comments 
Base pressure 55mtorr  
Deposition temperature 425°C  
SiH4 flow 100sccm  
O2 flow 120sccm  
Deposition pressure 300mtorr  
 
Table A.7 – SMFLSTRDLTO CVD recipe 
 
 
 
 
 
 
 
 
 
 
 
 
 A7
Process Area: Thin Films 
Equipment: ASM LPCVD 
Recipe name: 610 POLYSILICON 
Purpose: Polysilicon deposition 
 
 
Parameter Setting Comments 
Base pressure 50mtorr  
Deposition temperature 610°C  
SiH4 flow 25sccm  
Deposition pressure 315mtorr  
 
Table A.8 – 610 POLYSILICON CVD recipe 
 
 
 
 
 
 
 
 
 
 
 
 
 
 A8
Process Area: Diffusion 
Equipment: Bruce BDF4 Diffusion System 
Recipe name: #154 (KHirs 1500A Dry Ox) 
Purpose: 1500Å dry oxide growth 
 
 
Step # Step description Time [h:mm:ss] Temperature [°C] Gas flow 
0 Boat Out 0:00:00 25  
1 Push In 0:12:00 800 10lpm N2
2 Stabilize 0:15:00 800 10lpm N2
3 Ramp Up 0:20:00 1000 5lpm O2
4 Soak 4:20:00 1000 10lpm O2
5 N2 Purge 0:05:00 25 15lpm N2
6 Ramp Down 0:35:00 25 10lpm N2
7 Pull Out 0:15:00 25 5lpm N2
 
Table A.9 – Diffusion furnace recipe #154 
 
 
 
 
 
 
 
 
 A9
Process Area: Diffusion 
Equipment: Bruce BDF4 Diffusion System 
Recipe name: #156 (KHirs 2500A Dry Ox) 
Purpose: 2500Å dry oxide growth 
 
 
Step # Step description Time [h:mm:ss] Temperature [°C] Gas flow 
0 Boat Out 0:00:00 25  
1 Push In 0:12:00 800 10lpm N2
2 Stabilize 0:15:00 800 10lpm N2
3 Ramp Up 0:20:00 1000 5lpm O2
4 Soak 9:50:00 1000 10lpm O2
5 N2 Purge 0:05:00 25 15lpm N2
6 Ramp Down 0:35:00 25 10lpm N2
7 Pull Out 0:15:00 25 5lpm N2
 
Table A.10 – Diffusion furnace recipe #156 
 
 
 
 
 
 
 
 
 
 A10
Process Area: Diffusion 
Equipment: Bruce BDF4 Diffusion System 
Recipe name: #213 (LFull 100A w/ N2O) 
Purpose: Oxynitride growth 
 
 
Step # Step description Time [h:mm:ss] Temperature [°C] Gas flow 
0 Boat Out 0:00:00 25  
1 Push In 0:12:00 650 5lpm N2
2 Stabilize 0:30:00 650 5lpm N2
3 Ramp Up 0:30:00 900 10lpm N2
4 Soak N2O #1 0:30:00 900 10lpm N2O 
5 Soak O2 #2 0:30:00 900 10lpm O2
6 Ramp Down 0:30:00 650 10lpm N2
7 Pull Out 0:15:00 25  
 
Table A.11 – Diffusion furnace recipe #213 
 
 
 
 
 
 
 
 
 
 A11
Process Area: Diffusion 
Equipment: Bruce BDF4 Diffusion System 
Recipe name: #280 (LFull CMOS SDAnl We) 
Purpose: Source/Drain anneal 
 
 
Step # Step description Time [h:mm:ss] Temperature [°C] Gas flow 
0 Boat Out 0:00:00 25  
1 Push In 0:12:00 800 20lpm N2
2 Stabilize 0:15:00 800 20lpm N2
3 Ramp Up 0:20:00 1000 20lpm N2
4 Soak N2 0:20:00 1000 20lpm N2
5 Soak Wet O2 0:10:00 1000 
2lpm O2
3.6lpm H2
6 Ramp Down 0:40:00 800 10lpm N2
7 Pull Out 0:15:00 800 5lpm N2
 
Table A.12 – Diffusion furnace recipe #280 
 
 
 
 
 
 
 
 
 A12
Process Area: Layout 
Mask Level Number: 1 
Mask Level Name: ALIGNMENT 
Purpose: Provides “zero-level” alignment structures for future levels 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure A.1 – Mask level 1 (ALIGNMENT) layout 
 
 A13
Process Area: Layout 
Mask Level Number: 2 
Mask Level Name: FINS 
Purpose: Patterning of silicon nitride support structures 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure A.2 – Mask level 2 (FINS) layout 
 
 A14
Process Area: Layout 
Mask Level Number: 3 
Mask Level Name: S/D 
Purpose: Patterning of source/drain regions 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure A.3 – Mask level 3 (S/D) layout 
 
 A15
Process Area: Layout 
Mask Level Number: 4 
Mask Level Name: GATE 
Purpose: Patterning of polysilicon gate structures 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure A.4 – Mask level 4 (GATE) layout 
 
 A16
Process Area: Layout 
Mask Level Number: 5 
Mask Level Name: CONTACT 
Purpose: Patterning of contact cuts on source/drain/gate regions 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure A.5 – Mask level 5 (CONTACT) layout 
 
 A17
Process Area: Layout 
Mask Level Number: 6 
Mask Level Name: METAL 
Purpose: Patterning of metal contacts 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure A.6 – Mask level 6 (METAL) layout 
 
 A18
